Modèles de simulation pour la validation logicielle et l'exploration d'architectures des systèmes multiprocesseurs sur puce

Abstract : Current Multi-Processor System-On-Chips (MPSoCs) architectures benefit from the heterogeneous multiprocessor platforms to fit consumption and performance requirements while keeping software flexibility. The dominance of software in MPSoCs compel designers to start the software validation and integration with hardware in the earlier steps of the design flow in order to achieve a short time-to-market. The contributions of this thesis are (1) the proposition of a methodology to model simulation platforms based on the native execution of the software, (2) an instrumentation techniques that allow the annotation of the embedded software. These simulation platforms allow the execution of almost all parts of the final software (including the operating system) on top of realistic hardware architecture models of the targeted system. Combined with the instrumentation technique, these platforms allow to precisely consider physical quantities such as the execution time or the electrical consumption related to the software execution.
Document type :
Theses
Micro and nanotechnologies/Microelectronics. Institut National Polytechnique de Grenoble - INPG, 2009. French


https://tel.archives-ouvertes.fr/tel-00558777
Contributor : Lucie Torella <>
Submitted on : Monday, January 24, 2011 - 10:55:26 AM
Last modification on : Monday, January 24, 2011 - 11:02:16 AM

Identifiers

  • HAL Id : tel-00558777, version 1

Collections

CNRS | TIMA | UGA

Citation

P. Gerin. Modèles de simulation pour la validation logicielle et l'exploration d'architectures des systèmes multiprocesseurs sur puce. Micro and nanotechnologies/Microelectronics. Institut National Polytechnique de Grenoble - INPG, 2009. French. <tel-00558777>

Export

Share

Metrics

Consultation de
la notice

123

Téléchargement du document

198