.. La-spectroscopie-raman, 51 2) Les techniques basées sur la microscopie électronique à transmission 53 2.1. Microscopie électronique à transmission haute résolution (HRTEM) 53 2.2. Diffraction par des faisceaux nanométriques (NBD), p.55

L. Principe-de, R. Li, and J. L. Hull, 59 3.2. Application à la mesure de déformations dans les dispositifs sur SOI, p.61

]. F. Hoytandrieu, . Andrieuandrieu05-]-f, T. Andrieu, O. Ernst, Y. Faynot et al., Co-integrated dual strained channels on fully depleted sSDOI CMOSFETs with HfO2/TiN gate stack down to 15nm gate length Strain and channel engineering for fully depleted SOI MOSFETs towards the 32 nm technology node Ultrathin Body and BOX SOI and sSOI for Low Power Application at the 22nm technology node and below Thin body silicon-on-insulator N- MOSFET with silicon-carbon source/drain regions for performance enhancement Strained thin-body p-MOSFET with condensed silicon-germanium source/drain for enhanced drive current performance Strained nchannel transistors with silicon source and drain regions and embedded silicon/germanium as strain-transfer structure Application of convergent beam electron diffraction to two-dimensional strain mapping in silicon devices Method for constraining a thin pattern Strained FDSOI CMOS technology scalability down to 2.5nm film thickness and 18nm gate length with a TiN/HfO2 gate stack Influence of uniaxial stress on the indirect absorption edge in silicon and germanium Grazing incidence diffraction by laterally patterned semiconductor nanostructures Quantitative analysis of the deformation and chemical profiles of strained multilayers Improved precision in strain measurement using nanobeam electron diffraction, Symposium on VLSI Technology Digest of Technical Papers Transistors CMOS décananométriques à canaux contraints sur Si massif ou sur SOI Proceedings of IEEE International SOI Conference papier invité à International Conference on Solid State Devices and Materials (SSDM), 2009. [Ang05] High-Field Electron Mobility in Biaxially-tensile Strained SOI: Low Temperature Measurement and Correlation with the Surface Morphology " , Symposium on VLSI Technology Digest of Technical Papers, pp.52-55, 1966.

]. M. Bruel95 and . Bruel, Silicon on insulator material technology, Electronics Letters, vol.31, issue.14, pp.1201-1203, 1995.
DOI : 10.1049/el:19950805

S. Denorme, J. F. Barnola, V. Damlencourt, G. Loup, F. Reimbold et al., New insight on VT stability of HK/MG stacks with scaling in 30 nm FDSOI technology Symposium on VLSI Technology Digest of Technical Papers Effect of deformation on the energy spectrum and the electrical properties of imperfect germanium and silicon Strain effect in silicon-on-insulator materials: Investigation with optical phonons Exploration of crystal strains using coherent x-ray diffraction, Soviet Physics?Solid State Physical Review B New Journal of Physics, vol.1, issue.12, pp.29-30136, 1959.

B. S. Jamison, Z. Haran, L. H. Zhu, S. Vanamurth, D. Fan et al., Caractérisation et modélisation thermomécanique des couches d'interconnexions dans les circuits sub-microélectroniques Source/drain germanium condensation for p-channel strained ultra-thin body transistors " , IEDM Technical Digest Ultra-Thin-Body P-MOSFET Featuring Silicon-Germanium Source/Drain Stressors With High Germanium Content Formed by Local Condensation Strained-SOI n-channel transistor with silicon?carbon source/drain regions for carrier transport enhancement Strain measurements by convergent-beam electron diffraction: The importance of stress relaxation in lamella preparations Mesure des déformations et des contraintes par diffraction électronique en faisceau convergent (CBED) Quantitative evaluation of process induced strain in MOS transistors by Convergent Beam Electron Diffraction Dark field electron holography for quantitative strain measurements with nanometer-scale spatial resolution Fabrication of SiGe-On-Insulator by Improved Ge condensation technique Design of Ion-implanted MOSFET's with very small physical dimensions, Extremely Thin SOI (ETSOI) CMOS with Proceedings of the European Solid-State Device Research ConferenceClement06] L. Clément Proceedings of International SiGe Technology and Device Meeting (ISTDM)DeWolf92] I. De Wolf, J. Vanhellemont, A. Romano-Rodriguez, H. Norstrom et H.E. Maes Micro- Raman study of stress distribution in local isolation structures and correlation with transmission electron microscopy, pp.49-52, 1974.

]. I. Dewolf96, H. E. De-wolf, K. S. Maes, . P. Jonesdismukes64-]-j, L. Dismukes et al., Stress measurements in silicon devices through Raman spectroscopy: Bridging the gap between theory and experiment Lattice Parameter and Density in Germanium-Silicon Alloys 1, Journal of Applied Physics Journal of Physical Chemistry, vol.79, issue.10, pp.7148-7156, 1964.

A. Li, A. Domenicucci, K. Madan, C. Rim, G. Wann et al., Design and fabrication of MOSFETs with a reverse embedded SiGe (Rev. e-SiGe) structure " , IEDM Technical Digest Scalability of strained nitride capping layers for future CMOS generations, Proceedings of the European Solid-State Device Research Conference (ESSDERC), pp.1-4, 2005.

L. Moroz, . Smith, M. De-keersgieter, K. D. Jurczak, S. Meyer et al., Scalability of the Si 1-x Ge x Source/Drain technology for the 45-nm technology node and beyond Dislocation strain field in ultrathin bonded silicon wafers studied by grazing incidence x-ray diffraction, IEEE Transactions on Electron Devices Physical Review B, vol.53, issue.65, pp.1647-56, 2002.

]. S. Robinsonfeste09, J. Feste, S. Knoch, D. Habicht, Q. Buca et al., Silicon nanowire FETs with uniaxial tensile strain X-ray diffraction from low-dimensional structures Detailed simulation study of a reverse embedded- SiGe strained-silicon MOSFET An equilibrium model for buried SiGe strained layers «Band structure, deformation potentials and carrier mobility in strained Si, Ge and SiGe alloys Effective electron mobility in Si inversion layers in metal oxide semiconductor systems with a high-k insulator: The role of remote phonon scattering On the enhanced electron mobility in strained-silicon inversion layers Measurement and Interpretation of Stress in Aluminum-Based Metallization as a Function of Thermal History Electron holography on silicon microstructures and its comparison to other microscopic techniques Strain field in silicon on insulator lines using high resolution X-ray diffraction, Analysis of strain and stacking faults in single nanowires using Bragg coherent diffraction imaging, pp.35013-35014, 1987.

F. Gabette, P. Vigilant, H. Garnier, A. Bernard, R. Tarnowka et al., Mechanical and electrical analysis of strained liner effect in 35 nm Fully Depleted Silicon-on-Insulator Devices with ultra thin silicon channels Modeling and direct extraction of band offset induced by stress engineering in silicon-on-insulator metal-oxide-semiconductor field effect transistors: Implications for device reliability, Japanese Journal of Applied Physics Journal of Applied Physics, vol.45, issue.105 11, pp.3058-3063, 2006.

]. C. Georgi07, M. Georgi, E. Hecker, . Zschechghibaudo88-]-g, and . Ghibaudo, Effects of laser-induced heating on Raman stress measurements of silicon and silicon-germanium structures New method for the extraction of MOSFET parameters, Journal of Applied Physics Electronics Letters, vol.101, issue.9, pp.123104-123105, 1988.

M. Mouis, S. Maitrejean, A. Poncet, M. Vinet, S. Deleonibus-han et al., Quantitative Analysis of 2-D Electrostatic Potential Distributions in 90-nm Si pMOSFETs Using Off-Axis Electron Holography Stress and strain in epitaxy: theoretical concepts, measurements and applications Keynote lectures of the third Porquerolles school on special topics in Surface Science Two-dimensional finite-element calculation of stress and strain in a stripe epilayer and substrate Measurement of the state of stress in silicon with micro-Raman spectroscopy Dépôt chimique en phase vapeur ? pression réduite d'hétérostructures Si/SiGeC pour des applications en nano-et opto-électronique Habilitation à Diriger des recherches de l'UJF Cyclotron resonance in uniaxially stressed silicon. II. Nature of the covalent bond Transport and deformation-potentiel theory for many-valley semiconductors with anisotropic scattering Strain relaxation in nanopatterned strained silicon round pillars Advanced SOI CMOS transistor technology for high performance microprocessors Film-edge-induced stress in substrates Stress-related problems in silicon technology Properties of crystalline silicon The Institution of Electrical Engineers Dual Strained Channel Co- Integration into CMOS, RO and SRAM Cells on FDSOI Down to 17nm Gate Length Nanoscale holographic interferometry for strain measurements in electronic devices Quantitative measurement of displacement and strain fields from HRTEM micrographs In-plane mobility anisotropy and universality under uni-axial strains in n-and p-MOS inversion layers on (100), (110) and (111) Si Edge-induced stress and strain in stripe films and substrates: a two-dimensional finite element calculation Stresses and strains in lattice-mismatched stripes, quantum wires, quantum dots, and substrates in Si technology MOSFET electron inversion layer mobilities-A physically based semiempirical model for a wide temperature range Piezoresistance effect of silicon Effects of metal gate-induced strain on the performance of metaloxide-semiconductor field effect transistors with titanium nitride gate electrode and hafnium oxide dielectric Transistor Performance Scaling : The Role of Virtual Source Velocity and Its Mobility dependence Mobility improvement for 45 nm node by combination of optimized stress control and channel orientation design Investigation of the MOST channel conductance in weak inversion On the origin of strain fluctuation in strained-Si grown on SiGe-on-insulator and SiGe virtual substrates Variation of end of range density with ion beam energy and the predictions of the " excess interstitials " model The geometry effect of contact etch stop layer impact on device performance and reliability for 90-nm SOI nMOSFETs Physics of group IV elements and III-V compounds Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors, Engineering strained silicon on insulator wafers with the Smart Cut TM technology SOI-type materials for future technologies TiN metal gate SO1 n-MOSFETs Proceedings of the European Solid-State Device Research Conference Influence des contraintes mécaniques non-intentionnelles sur les performances des transistors MOS à canaux ultra-courts IEDM Technical Digest Impact of Strain or Ge Content on the Threshold Voltage of Nanoscale Strained-Si/SiGe Bulk MOSFETs Transactions on Electron Devices dans Numerical data and functional relationships in science and technology, pp.1285-96, 1956.

M. L. Paul, J. Green, R. Li, ]. Hullleroyer10, M. Royer et al., Strain relaxation in patterned strained silicon directly on insulator structures Dual channel and strain for CMOS co-integration in FDSOI device architecture Caracterization and modeling of nanometric SiO2 dielectrics Measurement of conduction band deformation potential constants using gate direct tunneling current in n-type metal oxide semiconductor field effect transistors under mechanical stress, Proceedings of the European Solid-State Device Research Conference, pp.251926-251927, 2004.

S. Lin, J. Chang, W. Huang, J. H. Wang, and . Loechelt, Impact of Source/Drain Si 1-y C y stressors on Silicon-on-Insulator N-type Metal?Oxide?Semiconductor Field-Effect transistors Measuring the tensor nature of stress in silicon using polarized off-axis Raman spectroscopy Polarized off-axis Raman spectroscopy: A technique for measuring stress tensors in semiconductors Simulation of local mechanical stresses in lines on substrate Strain optimization in ultrathin body transistors with silicon-germanium source and drain stressors Effects of substrate orientation and channel stress on short-channel thin SOI MOSFETs, Japanese Journal of Applied Physics Applied Physics Letters Journal of Applied Physics Microelectronic Engineering Journal of Applied Physics IEEE Transactions on Electron Devices Editions Dunod, vol.46, issue.57 9, pp.2107-2118, 1995.

J. W. Matthews, A. E. Blakeslee, A. A. Minkevich, M. Gailhanou, J. Micha et al., Inversion of the diffraction pattern from an inhomogeneously strained crystal using an iterative algorithm (110)-surface strained-SOI CMOS devices Mobility enhancement New method for parameter extraction in deep sub-micrometer MOSFETs The complex evolution of strain during nanoscale patterning of 60 nm thick strained silicon layer directly on insulator Multiwavelength micro- Raman analysis of strain in nanopatterned ultrathin strained silicon-on-insulator Nanoscale patterning induced strain redistribution in ultrathin strained Si layers on oxide Photoluminescence study of an ultrathin strained silicon on insulator layer Method for managing the stress due to the strained nitride capping layer in MOS transistors, Defects in epitaxial multilayers. I. Misfit dislocations Transactions on Electron Devices IEEE circuits and devices magazine Proceedings of ICMTS Transactions on Electron Devices, pp.188-225, 1974.

Y. Horiuchi, K. Takegawa, S. Saki, K. Mori, L. Ohno et al., High performance CMOSFET technology for 45nm generation and scalability of stress-induced mobility enhancement technique, Stress memorization technique (SMT) optimization for 45nm CMOS " , Symposium on VLSI Technology Digest of Technical Papers, pp.229-261, 2005.

]. R. Pantel03, S. Pantel, D. Jullian, D. Delille, A. Dutartre et al., Nonuniform mobility-enhancement techniques and their impact on device performance Calculation of critical layer thickness versus lattice mismatch for Ge/subx/Si/sub 1-x//Si strained-layer heterostructures Threedimensional mapping of a deformation field inside a nanocrystal Mobility enhancement by CESL strain in short-channel ultrathin SOI MOSFETs A novel strain enhanced CMOS architecture using selectively deposited high tensile and high compressive silicon nitride films Multigate devices: advantages and challenges Modeling of Damage Accumulation during Ion Implantation into Single-Crystalline Silicon Modélisation physique de la structure électronique, du transport et de l'ionisation par choc dans les matériaux IV-IV massifs, contraints et dans les puits quantiques Fabrication and mobility characteristics of ultra-thin strained Si directly on insulator (SSDOI) MOSFETs " , IEDM Technical Digest Coherent X-ray diffraction imaging of strain at the nanoscale Improved split C-V method for effective mobility extraction in sub-0.1 µm Si MOSFETs Caractérisation et modélisation des transistors CMOS des technologies 50 nm et en déçà Specific features of the capacitance and mobility behaviours in FinFET structures, Inelastic electron scattering observation using energy filtered transmission electron microscopy for silicon-germanium nanostructures imaging CESL on MOSFET performances International Conference on Solid State Devices and Materials Thèse de doctorat de physique de l'université Paris XI Orsay Mesures de contraintes par spectroscopie et imagerie Raman dans des dispositifs micro-électroniques thèse de doctorat de l'INPG thèse de doctorat de l'INPG Mesures de déformations sur dispositifs à contraintes intentionnelles par spectroscopie Raman thèse INPG Proceedings of the European solid-state device research conference (ESSDERC) Fabrication of Silicon-On-Insulator (SOI) Wafers Using Ion Implantation Ion Implantation Science and Technology The scattering of electrons by surface oxide charge and by the lattice vibrations at the Si-SiO2 interfaceSawano03] K. Sawano, S. Koh, Y. Shiraki, N. Usami et K. Nakagawa, " In-plane strain fluctuation in strained-Si, pp.3-5, 1972.

]. Q. Shen93, C. C. Shen, B. Umbach, J. M. Weselak, . Blakelyshen97-]-q et al., Piezoresistance effect in germanium and silicon Charge accumulation and mobility in thin dielectric MOS transistors The Tension of Metallic Films Deposited by Electrolysis Physics of semiconductor Devices On the universality of inversion layer mobility in Si MOSFET's A new liner stressor with very high intrínsic stress (>6 GPa) and low permittivity comprising Diamond-Like Carbon (DLC) for strained pchannel transistors A high-stress liner comprising Diamond-Like Carbon (DLC) for strained p-channel MOSFET High resolution X-ray diffraction and topography for crystal characterization Performance of super-critical strained-Si directly on insulator (SC-SSOI) CMOS based on high-performance PD-SOI technology, Uniaxial-biaxial stress hybridization for super-critical strained-Si directly on Insulator (SC-sSOI) pMOS with different channel orientations " , IEDM technical digestThean06] A.V. -Y. Thean, D. Zhang, V. Vartanian, V. Adams, J. Conner, M. Canonico, H. Desjardin, P, pp.17967-73, 1909.

V. Goolsby, L. Dhandapani, S. Prabhu, L. Backer, D. La et al., Strain-Enhanced CMOS Through Novel Process-Substrate Stress Hybridization of Super-Critically Thick Strained Silicon Directly on Insulator (SC-SSOI) , Symposium on VLSI Technology Digest of Technical Papers In search of « forever », continued transistor scaling one new material at a time Elastic relationships in layered composite media with approximation for the case of thin films on a thick substrate Operation and modelling of the MOS transistor Physical mechanisms of electron mobility enhancement in uniaxial stressed MOSFETs and impact of uniaxial stress engineering in ballistic regime The effect of general strain on the band structure and electron mobility of silicon, Strain relaxation of strained-Si layers on SiGe-on-insulator (SGOI) structures after mesa isolation, pp.130-131, 1987.

]. K. Usuda05, T. Usuda, T. Numata, N. Irisawa, S. Hirashita et al., Strain characterization in SOI and strained-Si on SGOI MOSFET channel using nano-beam electron diffraction (NBD) Theoretical calculations of heterojunction discontinuities in the Si/Ge system X-ray diffraction PMOSFET with 200% mobility enhancement induced by multiple stressors, Materials Science and Engineering B Physical Review B IEEE Electron Device Letters, vol.34, issue.27 6, pp.124-129, 1986.

O. Papon, B. Renault, S. Guillaumot, ]. O. Deleonibusweber08, O. Weber et al., High Immunity to Threshold Voltage Variability in Undoped Ultra-Thin FDSOI MOSFETs and its Physical Understanding, IEDM technical digest Multiple stress memorization in advanced SOI CMOS technologies " , Symposium on VLSI Technology Digest of Technical Papers, pp.449-56, 2006.

G. J. Williams, M. A. Pfeifer, I. A. Vartanyants, I. K. Robinson, J. J. Wortman et al., Three-Dimensional Imaging of Microstructure in Au Nanocrystals, Three-Dimensional Imaging of Microstructure in Au Nanocrystals, pp.175501-175502, 1965.
DOI : 10.1103/PhysRevLett.90.175501

Y. Tessier, P. Toyoshima, R. Tran, R. Wise, I. Y. Wong et al., Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing, IEDM technical digest Park, C.Y. Sung, D. Schepis, M. Khare, S. Luning et P, pp.1075-1082, 2004.

. Agnelloc, J. Yeo, ]. W. Sunzhang05a, J. G. Zhang, B. Y. Zhang et al., PMOS drive current Symposium on VLSI Technology Digest of Technical Papers Finite-element study of strain distribution in transistor with silicongermanium source and drain regions On the threshold Voltage of strained-Si-Si 1-x Ge x MOSFETs, Applied Physics Letters IEEE Transactions on Electron Devices, vol.86, issue.52 2, pp.126-133, 2005.

Y. C. Tuan, S. See, V. Venkatesan, N. Kolagunta, J. Cave et al., Embedded SiGe S/D PMOS on thin body SOI substrate with drive current enhancement " , Symposium on VLSI Technology Digest of Technical Papers Direct strain measurement in a 65 nm node strained silicon transistor by convergent-beam electron diffraction, Applied Physics Letters, vol.89, pp.26-33, 2005.

@. S. Baudot, F. Andrieu, F. Rieutord, and J. Eymery, Elastic relaxation in patterned and implanted strained silicon on insulator, Journal of Applied Physics, vol.105, issue.11, p.114302, 2009.
DOI : 10.1063/1.3137200

@. S. Baudot, F. Andrieu, O. Faynot, and E. J. Eymery, Electrical and diffraction characterization of short and narrow MOSFETs on fully depleted strained silicon-on-insulator (sSOI), Solid-State Electronics, vol.54, issue.9, pp.861-69, 2010.
DOI : 10.1016/j.sse.2010.04.032

@. S. Baudot, F. Andrieu, O. Weber, P. Perreau, J. Damlencourt et al., Fully Depleted Strained Silicon-on-Insulator p-MOSFETs With Recessed and Embedded Silicon–Germanium Source/Drain, IEEE Electron Device Letters, vol.31, issue.10, pp.31-41, 2010.
DOI : 10.1109/LED.2010.2057500

@. X. Garros, F. Rochette, F. Andrieu, S. Baudot, G. Reimbold et al., Modeling and direct extraction of band offset induced by stress engineering in silicon-on-insulator metal-oxide-semiconductor field effect transistors: Implications for device reliability, Journal of Applied Physics, vol.105, issue.11, p.114508, 2009.
DOI : 10.1063/1.3126506

@. S. Baudot, J. Eymery, F. Andrieu, F. Rieutord, O. Faynot et al., Width effects in 50nm narrow strained SOI: electrical characterizations of FDSOI nMOSFETs and Grazing Incidence X-Ray Diffraction measurements, 2008.

@. S. Baudot, F. Andrieu, M. Kostrzewa, Y. Lamrani, J. Barbe et al., Simulation and Characterization of the Strain Induced by an Original "Embedded Buried Nitride" Technique, ECS Transactions, pp.37-42, 2009.
DOI : 10.1149/1.3117390

@. S. Baudot, F. Andrieu, V. Vidal, F. Allain, L. Brévard et al., Width and orientation effects in strained FDSOI MOSFETs: strain and device characterization, 2009 Proceedings of the European Solid State Device Research Conference, pp.391-395, 2009.
DOI : 10.1109/ESSDERC.2009.5331541

@. F. Andrieu, C. Fenouillet-béranger, O. Weber, S. Baudot, C. Buj et al., Ultrathin Body and BOX SOI and sSOI for Low Power Application at the 22nm technology node and below, invited talk at International Conference on Solid State Devices and Materials (SSDM), 2009.

@. F. Andrieu, O. Weber, S. Baudot, C. Fenouillet-béranger, O. Rozeau et al., Fully depleted Silicon-On-Insulator with back bias and strain for low power and high performance applications, 2010 IEEE International Conference on Integrated Circuit Design and Technology, pp.59-62, 2010.
DOI : 10.1109/ICICDT.2010.5510295

@. C. Le-royer, M. Cassé, F. Andrieu, O. Weber, L. Brevard et al., Dual channel and strain for CMOS co-integration in FDSOI device architecture, 2010 Proceedings of the European Solid State Device Research Conference, 2010.
DOI : 10.1109/ESSDERC.2010.5618388