Partialorder reduction in symbolic state-space exploration, CAV, pp.340-351, 1997. ,
The temporal logic of branching time, Acta Informatica, vol.20, issue.4, pp.207-226, 1983. ,
DOI : 10.1007/BF01257083
Another advantage of free choice : Completely asynchronous agreement protocols, ACM SIGACT-SIGOPS symposium on PODC, pp.27-30, 1983. ,
Symbolic model checking using sat procedures instead of bdds, DAC, pp.317-320, 1999. ,
Symbolic Model Checking without BDDs, TACAS, pp.193-207, 1999. ,
DOI : 10.1007/3-540-49059-0_14
IF: A Validation Environment for Timed Asynchronous Systems, In CAV LNCS, pp.543-547, 2000. ,
DOI : 10.1007/10722167_41
URL : https://hal.archives-ouvertes.fr/hal-00369415
Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, vol.35, issue.8, pp.677-691, 1986. ,
DOI : 10.1109/TC.1986.1676819
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.208.4027
On the complexity of VLSI implementations and graph representations of Boolean functions with application to integer multiplication, IEEE Transactions on Computers, vol.40, issue.2, pp.20-213, 1991. ,
DOI : 10.1109/12.73590
Symbolic Boolean manipulation with ordered binary-decision diagrams, ACM Computing Surveys, vol.24, issue.3, pp.293-318, 1992. ,
DOI : 10.1145/136035.136043
Symbolic model checking: 10/sup 20/ states and beyond, [1990] Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science, pp.428-439, 1990. ,
DOI : 10.1109/LICS.1990.113767
Cross-Entropy Based Testing, Formal Methods in Computer Aided Design (FMCAD'07), pp.101-108, 2007. ,
DOI : 10.1109/FAMCAD.2007.19
Automatic verification of finite-state concurrent systems using temporal logic specifications, ACM Transactions on Programming Languages and Systems, vol.8, issue.2, pp.244-263, 1986. ,
DOI : 10.1145/5397.5399
Model Checking, 1999. ,
Exploiting symmetry in temporal logic model checking, Formal Methods in System Design, vol.8, issue.Nos. 4/5, pp.77-104, 1996. ,
DOI : 10.1007/BF00625969
Expressivity results for linear-time and branching-time logics, Linear Time, Branching Time, and Partial Order in Logics and Models for Concurrency, pp.428-437, 1988. ,
An optimal algorithm for monte carlo estimation, FOCS, pp.142-149, 1995. ,
DOI : 10.1109/sfcs.1995.492471
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.37.5529
Reachability analysis for formal verification of system c, Euromicro Symposium on DSD, p.337, 2002. ,
Directed explicit model checking with HSF-SPIN, SPIN, LNCS, pp.57-79, 2001. ,
DOI : 10.1007/3-540-45139-0_5
Combining partial order and symmetry reductions, TACAS, pp.19-34, 1997. ,
DOI : 10.1007/BFb0035378
A tight lower bound on the cover time for random walks on graphs, Random Structures & Algorithms, vol.5, issue.1, pp.433-438, 1995. ,
DOI : 10.1002/rsa.3240060406
A tight upper bound on the cover time for random walks on graphs, Random Structures & Algorithms, vol.4, issue.1, pp.51-54, 1995. ,
DOI : 10.1002/rsa.3240060106
On-the-fly verification of finite transition systems, Formal Methods in System Design, vol.2, issue.23, pp.251-273, 1992. ,
DOI : 10.1007/BF00121127
URL : https://hal.archives-ouvertes.fr/inria-00074812
Dynamic partial-order reduction for model checking software, ACM SIGPLAN-SIGACT Symposium on POPL, pp.110-121, 2005. ,
Prioritized Traversal: Efficient Reachability Analysis for Verification and Falsification, pp.389-402, 2000. ,
DOI : 10.1007/10722167_30
State Caching Reconsidered, SPIN, LNCS, pp.23-38, 2004. ,
DOI : 10.1007/978-3-540-24732-6_3
Using partial orders to improve automatic verification methods, CAV, pp.176-185, 1990. ,
DOI : 10.1007/BFb0023731
On the costs and benefits of using partial-order methods for the verification of concurrent systems, In Partial Order Methods in Verification DIMACS, vol.29, pp.289-303, 1997. ,
State-space caching revisited, CAV, LNCS, pp.178-191, 1992. ,
DOI : 10.1007/bf01384077
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.39.3630
Exploring very large state spaces using genetic algorithms, International Journal on Software Tools for Technology Transfer, vol.15, issue.2, pp.117-127, 2004. ,
DOI : 10.1007/s10009-004-0141-1
Introduction to HOL : a theorem proving environment for higher order logic, 1993. ,
Démonstration automatique en logique classique : complexité et méthodes, 1993. ,
Deep Random Search for Efficient Model Checking of Timed Automata, Monterey Workshop, pp.111-124, 2006. ,
DOI : 10.1007/978-3-540-77419-8_7
Quantitative model checking, ISoLA, pp.165-174, 2004. ,
Monte Carlo Model Checking, TACAS, LNCS, pp.271-286, 2005. ,
DOI : 10.1007/978-3-540-31980-1_18
Model checking by random walk, ECSEL Workshop, 1999. ,
An axiomatic basis for computer programming, Communications of the ACM, vol.12, issue.10, pp.576-580, 1969. ,
DOI : 10.1145/363235.363259
Tracing Protocols, AT&T Technical Journal, vol.64, issue.10, pp.2413-2433, 1985. ,
DOI : 10.1002/j.1538-7305.1985.tb00010.x
Automated Protocol Validation in Argos: Assertion Proving and Scatter Searching, IEEE Transactions on Software Engineering, vol.13, issue.6, pp.683-696, 1987. ,
DOI : 10.1109/TSE.1987.233206
An analysis of bistate hashing, PSTV, volume 38 of IFIP Conference Proceedings, pp.301-314, 1995. ,
Curry : The formulae-as-types notion of construction. Essays on Combinatory Logic, Lambda Calculus, and Formalism, 1969. ,
The coq proof assistant, a tutorial, 2007. ,
URL : https://hal.archives-ouvertes.fr/inria-00069993
Logic in computer science -Modelling and reasoning about systems, 1999. ,
On-line model-checking for finite linear temporal logic specifications, Automatic Verification Methods for Finite State Systems, pp.189-196, 1989. ,
DOI : 10.1007/3-540-52148-8_16
URL : https://hal.archives-ouvertes.fr/inria-00075517
Bounded-memory algorithms for verification on-the-fly, CAV, pp.192-202, 1991. ,
DOI : 10.1007/3-540-55179-4_19
URL : https://hal.archives-ouvertes.fr/inria-00075100
Pushing the envelope : Planning, propositional logic and stochastic search, AAAI / IAAI, pp.1194-1201, 1996. ,
Probabilistic state space search, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), pp.574-579, 1999. ,
DOI : 10.1109/ICCAD.1999.810713
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.60.5295
An automata-theoretic approach to branching-time model checking, Journal of the ACM, vol.47, issue.2, pp.312-360, 2000. ,
DOI : 10.1145/333979.333987
On the advantages of free choice : a symmetric and fully distributed solution to the dining philosophers problem, ACM SIGPLAN- SIGACT symposium on POPL, pp.133-138, 1981. ,
Protocol verification using reachability analysis: the state space explosion problem and relief strategies, ACM SIGCOMM Computer Communication Review, vol.17, issue.5, pp.126-135, 1987. ,
DOI : 10.1145/55483.55496
Partial Order Reduction in Directed Model Checking, SPIN, LNCS, pp.112-127, 2002. ,
DOI : 10.1007/3-540-46017-9_10
On the random walk method for protocol testing, CAV, pp.132-141, 1994. ,
DOI : 10.1007/3-540-58179-0_49
Randomized Algorithms, 1995. ,
An efficient partial order reduction algorithm with an alternative proviso implementation. Formal Methods in System Design, pp.231-247, 2002. ,
PVS: Combining specification, proof checking, and model checking, CAV, pp.411-414, 1996. ,
DOI : 10.1007/3-540-61474-5_91
Properties of state spaces and their applications, International Journal on Software Tools for Technology Transfer, vol.298, issue.5594, pp.443-454, 2008. ,
DOI : 10.1007/s10009-008-0070-5
Enhancing random walk state space exploration, Proceedings of the 10th international workshop on Formal methods for industrial critical systems , FMICS '05, pp.98-105, 2005. ,
DOI : 10.1145/1081180.1081193
Linear and branching structures in the semantics and logics of reactive systems, Colloquium on Automata, Languages and Programming, pp.15-32, 1985. ,
DOI : 10.1007/BFb0015727
Specification and verification of concurrent systems in CESAR, Symposium on Programming, pp.337-351, 1982. ,
DOI : 10.1007/3-540-11494-7_22
Probabilistic algorithm for testing primality, ESEC-FSE, pp.128-138, 1980. ,
DOI : 10.1016/0022-314X(80)90084-0
The complexity of propositional linear temporal logics, Journal of the ACM, vol.32, issue.3, pp.733-749, 1985. ,
DOI : 10.1145/3828.3837
Random Walk Based Heuristic Algorithms for Distributed Memory Model Checking, Electronic Notes in Theoretical Computer Science, vol.89, issue.1, pp.51-67, 2003. ,
DOI : 10.1016/S1571-0661(05)80096-9
Improved probabilistic verification by hash compaction, CHARME, LNCS, pp.206-224, 1995. ,
DOI : 10.1007/3-540-60385-9_13
A probabilistic approach to automatic verification of concurrent systems, Proceedings Eighth Asia-Pacific Software Engineering Conference, pp.317-324, 2001. ,
DOI : 10.1109/APSEC.2001.991495
An automata-theoretic approach to linear temporal logic, Proceedings of the VIII Banff Higher order workshop conference on Logics for concurrency : structure versus automata, pp.238-266, 1996. ,
DOI : 10.1007/3-540-60915-6_6
Protocol validation by random state exploration, PSTV, pp.233-242, 1986. ,
Reliable hashing without collision detection, CAV, pp.59-70, 1993. ,
DOI : 10.1007/3-540-56922-7_6
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.9.3755
A Performance Study of BDD-Based Model Checking, FMCAD, pp.255-289, 1998. ,
DOI : 10.1007/3-540-49519-3_18
Probabilistic Verification of Discrete Event Systems Using Acceptance Sampling, CAV, pp.223-235, 2002. ,
DOI : 10.1007/3-540-45657-0_17