C. Convolutifs and .. , 78 3.2.3.2 Code convolutif de rendement k, Code Circulaire, p.84

C. Figure, 1 Introduction de la donnée temporelle -Réallocation des Instances table à [6,6,6,6,6,6]. En considérant l'allocation des N T,1 appels de f 1 , la table d'allocation devient

. Deuxième-Étape, Nous considérons f 4 qui s'étend sur quatre T e (k d

. Quatrième-Étape, Nous considérons f 3 qui s'étend sur trois T e

N. Sur-table, Ainsi, nous n'avons alloué que 5 N T,3 et obtenu l

. Dans-cet-exemple, Nous remarquons clairement que même si nous économisons des instances de l'opérateurs communs , celles-ci sont principalement toutes utilisées durant les mêmes T e . De manière empirique, nous pouvons dénir le paramètre R i = N c,i /k i Ce paramètre R i permet de qualier la répartition de la taille des instances sur les temps T e . En eet, nous remarquons que l'allocation de N c,i de taille importante durant un temps k i .T e court pénalise la procédure. Ici, en se basant sur le R i nous désirons allouer dans un premier temps les blocs de taille N c,i grande sur un k, nous devons implémenter 13 instances de l'opérateur Classique R-LFSR -CORDIC Nombre de Slices, p.795, 1979.

A. A. Ghouwayel, Y. Louet, and J. Palicot, A recongurable architecture for the t operator in a software radio context, IEEE International Symposium on Circuits and Systems, 2006.

H. Ahmed, Alternative Arithmetic Unit Architectures for VLSI Digital Signal Processors in VLSI and moder signal processing, 1985.

[. Ahmed, D. Lee, P. Morf, and . Ang, A VLSI speech analysis chip set based on square root normalized ladder forms, ICASSP '81. IEEE International Conference on Acoustics, Speech, and Signal Processing, 1981.
DOI : 10.1109/ICASSP.1981.1171234

Y. Alaus, . Louet, . Rolland, D. Palicot, and . Noguet, The common operator technique : A promising method for sdr terminal, VLSI, 2009.

D. Andrews, . Niehaus, . Jidin, . Finley, . Peck et al., Programming models for hybrid fpga-cpu computanional components : a missing link, IEEE MICRO, 2004.

[. and O. Daoud, An ofdm free access technique using gold sequence, In European Journal of Scientic Research, 2009.

]. E. Arm24 and . Armstrong, The super-heterodyne its origin, development, and some recent improvements, Proceddings of the IRE, 1924.

C. Berrou and D. Catherine, Multi-parrallel concatenation of circular recursive systematic convolutional codes, Annales des Télécommunications, pp.3-4, 1999.

[. Belaid, M. Muller, and . Benjemaa, Off-line placement of hardware tasks on FPGA, 2009 International Conference on Field Programmable Logic and Applications, 2007.
DOI : 10.1109/FPL.2009.5272402
URL : https://hal.archives-ouvertes.fr/hal-00524957

[. Biard and D. Noguet, An adaptable architecture for the viterbi algorithm, International Symposium on Wireless Personal Multimedia Communications, 2004.

[. Berberidis and J. Palicot, A frequency-domain decision feedback equalizer for multipath echo cancellation, Proceedings of GLOBECOM '95, 1995.
DOI : 10.1109/GLOCOM.1995.500277

[. Berberidis and J. Palicot, A block quasi-Newton algorithm implemented in the frequency domain, 1996 IEEE International Conference on Acoustics, Speech, and Signal Processing Conference Proceedings, 1996.
DOI : 10.1109/ICASSP.1996.544142

A. R. Bahai, B. Saltzberg, and M. Ergen, Multi Carrier Digital Communications -Theory and Applications of OFDM, 2004.

. Bruels, . Sicheneder, . Loew, . Schackow, C. Gliese et al., A 2.8 Gb/s, 32-state, radix-4 Viterbi decoder add-compare-select unit, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525), 2004.
DOI : 10.1109/VLSIC.2004.1346546

F. [. Cavallaro and . Luk, Cordic arithmetic for an svd processor, Proceedings of the 8th Symposium on Computer Arithmetic, 1987.
DOI : 10.1109/arith.1987.6158686
URL : https://scholarship.rice.edu/bitstream/1911/19758/1/Cav1990May1CORDICArit.PDF

J. W. Cooley and J. W. Tukey, An algorithm for the machine calculation of complex Fourier series, Mathematics of Computation, vol.19, issue.90, 1965.
DOI : 10.1090/S0025-5718-1965-0178586-1

[. David, . Chillet, O. Pillement, and . Sentieys, DART: a dynamically reconfigurable architecture dealing with future mobile telecommunications constr, Proceedings 16th International Parallel and Distributed Processing Symposium, 2002.
DOI : 10.1109/IPDPS.2002.1016554

P. Dewilde, R. Deprettere, and . Nouta, Parallel and pipelined VLSI implementation of signal processing algorithms in VLSI and modern signal processing, 1985.

[. Deprettere, Synthesis and xed-point implementaion of pipelined true orthogonal lters, ICASSP'83, 1983.

]. A. Des74 and . Despain, Fourier transform computers using cordic iterations, IEEE Transactions on Computers, 1974.

]. A. Des79 and . Despain, Very fast fourier transform algorithms hardware for implementations, IEEE Transactions on Computers, 1979.

[. Ercegovac, T. Lang, and R. Modiri, Implementation of fast radix-4 division with operands scaling, Proceedings 1988 IEEE International Conference on Computer Design: VLSI, 2004.
DOI : 10.1109/ICCD.1988.25748

[. Ferrara, C. F. Cowam, and P. Grant, Frequency domain adaptive ltering, Prince-Hall, 1995.

. Gul, . Alaus, C. Palicot, N. Moy, and . Noguet, Linear feedback shift registers as common operators in cognitive radio, International Journal of Autonomous and Adaptive Communications, 2010.

M. Goresky and A. M. Klapper, Fibonacci and Galois representations of feedback-with-carry shift registers, IEEE Transactions on Information Theory, vol.48, issue.11, 2002.
DOI : 10.1109/TIT.2002.804048

C. [. Gul, J. Moy, and . Palicot, Two scenarios of exible multi standard architecture designs using a multi-granularity exploration, PIMRC'O7, 2007.

S. W. Golomb, Shift Register Sequences, 1982.
DOI : 10.1142/9361

. Greifendorf, . Stammen, . Sappok, P. Van, and . Jung, A novel hardware design paradigm for mobile "software dened radio" terminals, IEEE Seventh International Symposium on Spread Spectrum Techniques and Applications, 2002.

]. J. Had95 and . Hadley, Design methodologies for partially recongured systems, IEEE Symposium on FPGA's for Custom Computing Machines, 1995.

C. [. Hamid and . Chen, A note to low-power linear feedback shift registers, IEEE Transactions on Circuits and Systems II : Analog and Digital Signal Processing, 1998.
DOI : 10.1109/82.718599

T. Hentschel, Channelization for software dened base station, Annals of Telecom, 2002.

[. Hauser and J. Wawrzynek, Garp: a MIPS processor with a reconfigurable coprocessor, Proceedings. The 5th Annual IEEE Symposium on Field-Programmable Custom Computing Machines Cat. No.97TB100186), 1997.
DOI : 10.1109/FPGA.1997.624600

T. Instrument, Tms320c5x user's guide (rev. d) In Texas Instrument Technical documents, 1998.

M. [. Johnson and . Frigo, A modied split-radix t with fewer arithmetic operations, IEEE Transaction Signal Processing 55, 2007.

[. Jou, Y. Hu, and W. Feeg, A novel implementation of pipelined toeplitz system solver, Processing of the IEEE, 1986.

F. Jondral, Book Title : Software Dened Radio Enabling Technologie (by Walter Tuttlebee), chapter Parametrization -A technique for SDR Implementation, 2002.

T. Kailath, Signal Processing in the VLSI Era in VLSI and moder signal processing, 1985.

T. Kailathwalther, Signal processing in the vlsi era, VLSI and Modern Signal Processing, 1985.

D. Knuth, Structured Programming with go to Statements, ACM Computing Surveys, vol.6, issue.4, 1974.
DOI : 10.1145/356635.356640

J. Koeter, What's a LFSR ? Texas Instruments Incorporated, 1990.

P. Lavoie, A high-speed CMOS implementation of the Winograd Fourier transform algorithm, IEEE Transactions on Signals Processings, 1996.
DOI : 10.1109/78.533738

[. Leray, J. P. Delaye, and J. Palicot, A hierarchical modeling approach in software dened radio system design, SIPS, 2005.

J. F. Loumeau, . Naviner, . Petit, P. Naviner, and . Desgreys, Analog to digital conversion : technical aspects, Annales des télécommunications, 2002.

M. Lowy, Parallel implementation of lfsr for low power application, IEEE Trans. on Circuit and System, 1996.

D. J. Lilja and S. Sapatnekar, Designing Digital Computer Systems with Verilog, 2005.
DOI : 10.1017/CBO9780511607059

. Lodi, . Toma, . Campi, . Cappelli, R. Canegallo et al., A vliw processor with recongurable instruction set for embedded applications, IEEE Journal of Solid-State Circuits, 2003.

L. Liang, X. Zho, Y. Wang, and C. Peng, Online hybrid task scheduling in recongurable systems, 11th International Conference on Compouter Supported Cooperative Work in Design, 2007.

. Metelis, . Bougas, . Economakas, K. Kalivas, and . Petmestzi, Highspeed pipeline implementation of radix-2 dif algorithm, Proceedings of World Academy of Science, Engineering and Technology, 2005.

[. Mansour and A. Gray, Unconstrained frequency domain adaptive ltering, IEEE transaction of ASAP, 1982.
DOI : 10.1109/tassp.1982.1163949

J. Mitola, Cognitive Radio : An integrated Agent Architecture For Software Dened Radio, 2000.

[. Morf, C. Muravhchik, P. Ang, and J. Delosme, Fast cholesky algorithms and adaptative feedback lters, ICASSP'82, 1982.
DOI : 10.1109/icassp.1982.1171688

[. Moy, . Palicot, D. Rodriguez, and . Giri, Optimal determination of common operators for multi standard software dened radio, 4th Karlsruhe Workshop on Software Radios, 2006.

[. Nandagopalan, C. Cordeiro, and K. Challapalli, Spectrum agile radios : Utilization and sensing architectures, IEEE Dynamic Spectrum Access Networks, 2005.

R. L. Nevin, Application of the Rader-Brenner FFT algorithm to number-theoretic transforms, IEEE Transactions on Acoustics, Speech and Signal, 1977.
DOI : 10.1109/TASSP.1977.1162928

. Otrok, . Mohammed, . Wang, P. Debbabi, and . Bhattacharya, A game-theoretic intrusion detection model for mobile ad hoc networks, IEEE Comput Commun, 2008.
DOI : 10.1016/j.comcom.2007.10.024

[. Pope, The corba reference guide : Understanding the common object request broker architecture, 1998.

J. Palicot and C. Rolland, A self adaptive universal receiver, Annals of Telecom, 2002.

J. Palicot and C. Roland, FFT: a basic function for a reconfigurable receiver, 10th International Conference on Telecommunications, 2003. ICT 2003., 2003.
DOI : 10.1109/ICTEL.2003.1191527

J. Proakis, Digital Communications. McGraw-Hill Higher Education, 2007.

[. Rasheed, Recongurable viterbi decoder fopr mobile platform, Mobile Communications Departments, 2002.

. [. Robichard, J. Boisvert, and . Robert, Graphes de uences, application à l'électrotechnique et à l'électronique, calculateurs analogiques et digitaux, Annales des Télécommunications, 1963.

M. Renaudin, Architecture d'un opérateur cordic, Rapport de Stage, 1987.

A. Rhiemeier, Benets and limits of parameterized channel coding for software radio, 2nd Karlsruhe Workshop on Software Radios, 2002.

T. [. Rao and . Kailath, Orthogonal digital lters for vlsi implementaiton, IEEE Transactions on Circuits and Systems, p.31, 1984.

A. [. Sibul and . Fogelsaner, Application of coordinate rotation algorithm to singular value decomposition, Proceedings of ISCAS'84, 1984.

[. Sung and Y. Hu, Vlsi implementaion of real-time kalman lter, ICCASSP'86, 1986.

. Singh, . Lee, . Lu, . Kurdahi, E. Bagherzadeh et al., MorphoSys, Proceedings of the 37th conference on Design automation , DAC '00, 2000.
DOI : 10.1145/337292.337583

[. Slavenburg, H. Rathnam, and . Dijkstra, The trimedia tm-1 pci vliw media processor, IEEE CS Press, 1996.

[. Swaminathan, . Tessier, W. Goeckel, and . Burleson, A dynamically recongurable adaptive viterbi decoder, 2002.

W. Tuttlebee, Software Dened Radio Enabling Technologies, 2002.

M. Vaya, Viturbo : A recongurable architecture for ubiquitous wireless networks, 2002.

J. Volde, The cordic trigonometric computing technique, Transactions on Electronic Computers, 1959.

[. Van-praet, . Goossens, H. Lanneer, and . De-man, Instruction set denition and instruction selection for asips, Proceedings of the Seventh International Symposium on High-Level Synthesis, 1994.

J. S. Walther, A unied algorithm for elementary functions, Proceedings Joint Spring Computer Conference, 1971.

[. Wang, J. P. Delaye, J. Leray, and . Palicot, Managing dynamic reconguration on mimo decoder, IPDPS, 2007.
DOI : 10.1109/ipdps.2007.370387
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.128.9163

C. [. Wang and . Hunag, On the architecture and performance of an t-based spread spectrum downlink rake receiver, IEEE Transaction -Vehicular Technology, 2001.

[. Wang, J. Leray, and . Palicot, Reconfigurable architecture for MIMO systems based on CORDIC operators, Comptes Rendus Physique, vol.7, issue.7, pp.735-738, 2006.
DOI : 10.1016/j.crhy.2006.07.018
URL : https://hal.archives-ouvertes.fr/hal-00269982

C. Meng, C. Zhou, X. Wang, and . Zhao, Automating mason's rule and its application to analysis of stochastic petri nets, IEEE Transactions on Control Systems Technology, 1995.

.. Denition-de-l-'opérateur-commun, 44 2.8 L'Opérateur, 46 2.9 L'Opérateur XOR4 : Première réalisation avec, p.47

A. Théorique and .. , 54 2.17 Introduction de la donnée temporelle dans la représentation graphique . 55 2.18 Introduction de la donnée temporelle dans la représentation graphique . 57 2.19 Introduction de la donnée temporelle, p.60