M. Alanyali and B. Hajek, On load balancing in erlang networks Stochastic Networks : Theory and, pp.215-230, 1996.

M. Alanyali and B. Hajek, Analysis of Simple Algorithms for Dynamic Load Balancing, Mathematics of Operations Research, pp.230-238, 1995.
DOI : 10.1287/moor.22.4.840

C. Allauzen, Une caract??risation simple des nombres de Sturm, Journal de Th??orie des Nombres de Bordeaux, vol.10, issue.2, pp.237-241, 1998.
DOI : 10.5802/jtnb.226
URL : http://archive.numdam.org/article/JTNB_1998__10_2_237_0.pdf

E. Altman, S. Bhulai, B. Gaujal, and A. Hordijk, Rr3727 : Optimal routing problems and multimodularity

E. Altman, B. Gaujal, and A. Hordijk, Balanced sequences and optimal routing, Journal of the ACM, vol.47, issue.4, pp.752-775, 2000.
DOI : 10.1145/347476.347482
URL : https://hal.archives-ouvertes.fr/hal-00005853

C. André, Representation and analysis of reactive behaviors : A synchronous approach, Computational Engineering in Systems Applications, pp.19-29, 1996.

C. Arguelles and M. Hartmann, Transcience bounds for long walks

F. Baccelli, G. Cohen, G. J. Olsder, and J. Quadrat, Synchronization and Linearity : an algebra for discrete event systems, 1992.

A. Benveniste, P. Caspi, S. Edwards, N. Hallbwachs, P. L. Guernic et al., The synchronous languages 12 years later, IEEE Proceedings, pp.64-83, 2003.
DOI : 10.1109/JPROC.2002.805826

J. Bernoulli, Recueil pour les astronomes, A Berlin, vol.1, pp.255-284

G. Berry, The constructive semantics of pure esterel

G. Berry, The Foundations of Esterel, 2000.

E. H. and B. Gaujal, A new factorization of mechanical words, 2004.
URL : https://hal.archives-ouvertes.fr/inria-00071413

J. Carlier and P. Chrétienne, Probì eme d'ordonnancement : modélisation, complexité, algorithmes, 1988.

L. Carloni, K. Mcmillan, and A. Sangiovanni-vincentelli, Theory of latency-insensitive design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.9, pp.1059-1076, 2001.
DOI : 10.1109/43.945302

. Luca, K. L. Carloni, A. L. Mcmillan, and . Sangiovanni-vincentelli, Latency insensitive protocols, Proc. of the 11th Intl. Conf. on Computer-Aided Verification (CAV), pp.123-133, 1999.

P. Luca, A. L. Carloni, and . Sangiovanni-vincentelli, Performance analysis and optimization of latency-insensitive systems, The Proceedings of the Design Automation Conference, pp.361-367, 2000.

P. Luca, A. L. Carloni, and . Sangiovanni-vincentelli, Combining retiming and recycling to optimize the performance of synchronous circuits, SBCCI '03 : Proceedings of the 16th symposium on Integrated circuits and systems design, p.47, 2003.

R. Mario, L. Casu, and . Macchiarulo, A detailed implementation of latency insensitive protocols, Proceedings of Formal Methods for Globally Asyncronous Locally Syncronous Architectures, pp.94-103, 2003.

R. Mario, L. Casu, and . Macchiarulo, Issues in implementing latency insensitive protocols, DA- TE'04 : Proceedings of the Design automation and Test in Europe Conference and Exhibition, 2004.

R. Mario, L. Casu, and . Macchiarulo, A new approach to latency insensitive design, DAC '04 : Proceedings of the 41st annual conference on Design automation, pp.576-581, 2004.

R. Mario, L. Casu, and . Macchiarulo, On-chip transparent wire pipelining, ICCD '04 : Proceedings of the IEEE International Conference on Computer Design, pp.160-167, 2004.

F. Commoner, A. W. Holt, S. Even, and A. Pnueli, Marked directed graphs, Journal of Computer and System Sciences, vol.5, issue.5, pp.511-523, 1971.
DOI : 10.1016/S0022-0000(71)80013-2
URL : http://doi.org/10.1016/s0022-0000(71)80013-2

J. Cortadella, A. Kontratyev, L. Lavagno, and C. P. Sotiriou, A concurrent model for desynchronization, 12th International Workshop on Logic and Synthesis, 2003.

J. Cortadella and M. Kishinevsky, Synchronous elastic circuits with early evaluation and token counterflow, DAC '07 : Proceedings of the 44th annual conference on Design automation, pp.416-419, 2007.
DOI : 10.1145/1278480.1278587
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.550.9901

J. Cortadella, M. Kishinevsky, and B. Grundmann, Synthesis of synchronous elastic architectures, Proceedings of the 43rd annual conference on Design automation , DAC '06, pp.657-662, 2006.
DOI : 10.1145/1146909.1147077

A. Dasdan, Experimental analysis of the fastest optimum cycle ratio and mean algorithms, ACM Transactions on Design Automation of Electronic Systems, vol.9, issue.4, pp.385-418, 2004.
DOI : 10.1145/1027084.1027085

J. Desel and J. Esparza, Free choice Petri nets, 1995.
DOI : 10.1017/CBO9780511526558

B. Gaujal and A. Bouillard, Coupling time of a (max, plus) matrix, Rapport de recherche INRIA : RR4068, 2000.
URL : https://hal.archives-ouvertes.fr/inria-00100573

B. Gaujal, Optimal allocation sequences of two processes sharing a resource. discrete event dynamic systems, IEEE Transactions on Robotics and Automation, vol.11, pp.327-354, 1997.
URL : https://hal.archives-ouvertes.fr/inria-00074447

W. D. Grover, M. Sonet, and A. Networking, Mesh-based Survivable Transport Networks : Options and Strategies for Optical, 2003.

B. Hajek, Balanced loads in infinite networks, The Annals of Applied Probability, vol.6, issue.1
DOI : 10.1214/aoap/1034968065

L. Hardouin, HabilitationàHabilitation`Habilitationà diriger des recherches : sur la commande linéaire de systèmessystèmes`systèmesà ´ evénements discrets dans l'algèbre (max,+), 2004.

I. Blunno, J. Cortadella, A. Kondratyev, L. Lavagno, K. Lwin et al., Handshake protocols for de-synchronization, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings., 2004.
DOI : 10.1109/ASYNC.2004.1299296
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.10.4997

A. Luca and J. Berstel, Sturmian words, lyndon words and trees, Theoretical Computer Science, vol.178, pp.171-203, 1997.
URL : https://hal.archives-ouvertes.fr/hal-00619479

E. Laurier, Op??rations sur les mots de Christoffel, Journal de Th??orie des Nombres de Bordeaux, vol.11, issue.1, pp.111-132, 1999.
DOI : 10.5802/jtnb.241
URL : http://www.numdam.org/article/JTNB_1999__11_1_111_0.pdf

M. Lothaire, Applied Combinatorics on Words, volume 105 of Encyclopedia of Mathematics and its Applications, 2005.

J. Mairesse and L. Vuillon, Asymptotic behavior in a heap model with two pieces, Theoretical Computer Science, vol.270, issue.1-2
DOI : 10.1016/S0304-3975(01)00004-4
URL : https://hal.archives-ouvertes.fr/hal-00165778

O. Marchetti, Dimensionnement des mémoires pour systèmes embarqués, 2006.

J. Millo and J. Boucaron, Compositionality of statically scheduled ip, Proceedings Third International Workshop on Formal Methods for Globally Asynchronous Locally Synchronous Design (FMGALS'2007). EATCS electronic publishing, 2007.

J. Millo, J. Boucaron, and R. Simone, Another glance at relay stations in latency-insensitive design, Electr. Notes Theor. Comput. Sci, vol.146, issue.2, pp.41-59, 2006.

J. Millo, J. Boucaron, and R. Simone, Latency-insensitive design and central repetitive scheduling. In Formal Methods and Models for Co-Design, MEMOCODE '06. Proceedings . Fourth ACM and IEEE International Conference on, pp.175-183, 2006.
URL : https://hal.archives-ouvertes.fr/inria-00071374

J. Millo, J. Boucaron, and R. Simone, Formal methods of scheduling for latency-insensitive designs, EURASIP journal on embedded system, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00784464

A. Munier, The basic cyclic scheduling problem with linear precedence constraints, Discrete Applied Mathematics, vol.64, issue.3, pp.219-238, 1996.
DOI : 10.1016/0166-218X(94)00126-X

C. Adam and P. , Kommunikation mit automaten, 1962.

C. P. Sotiriou and L. Lavagno, De-synchronization: asynchronous circuits from synchronous specifications, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings., 2003.
DOI : 10.1109/SOC.2003.1241485

G. Richomme, A local balance property of episturmian words. CoRR, abs/cs, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00130229

M. Singh and M. Theobald, Generalized latency-insensitive systems for gals architectures, Proc. of the Workshop on Formal Methods for Globally Asynchronous Locally Synchronous (GALS) Architecture (FMGALS-03), 2003.

M. Singh and M. Theobald, Generalized latency-insensitive systems for single-clock and multi-clock architectures, Proceedings Design, Automation and Test in Europe Conference and Exhibition, 2004.
DOI : 10.1109/DATE.2004.1269025

P. De-la, Ajout de la phase d'initialisationàinitialisation`initialisationà l'ordonnancement, p.61

.. Le-même-système-est-ordonnancé-différemment, registre fractionnaire, b) un seul suffit, p.71

M. Place, 4} comme vecteur de retards cumulés et (M ? place ,M ? f r ) avec I = {2, comme vecteur de retards cumulés. . . . . . . . . . . . . . 95, 2000.

K. Un-registre-fractionnaire-dans, Passa stockant deux jetons aux mêmes instants correspondàpond`pondà b) deux registres fractionnaires consécutifs, p.104