?. .. Adc, Definitions of the performance metrics used to characterize a, p.46

D. Loop-filter-representation-for and C. , Left: DT modulator. Right: CT modulator, p.59

D. R. Quatizer-using, N. Wolpaw, D. J. Birbaumer, G. Mcfarland, T. Pfurtscheller et al., Brain-Computer interfaces for communication and control, Clin. Neurophysiol, vol.113, pp.767-791, 2002.

D. Olguin, Adaptive Digital Filtering Algorithms for the elimination of power line interference in electroencephalographic signals, Thesis ITESM, 2005.

E. Donchin, K. M. Spencer, and R. Wijesinghe, The mental prosthesis: assessing the speed of a P300-based brain-computer interface, IEEE Transactions on Rehabilitation Engineering, vol.8, issue.2, pp.174-179, 2000.
DOI : 10.1109/86.847808

E. Huigen, A. Peper, and C. A. Grimberg, Investigation into the origin of the noise of surface electrodes, Medical & Biological Engineering & Computing, vol.20, issue.3, 2002.
DOI : 10.1007/BF02344216

B. He, Neural Engineering, Kluwer Academics, 2005.

J. W. Clark-;-m, . H. Neuman-;-w, . A. Olson-;-r, . P. Peura-;-f, M. P. Primiano et al., Instrumentation; Application And Design, Medical, 1998.

S. Brailowsky, Epilepsia, Enfermedad Sagrada del cerebro, Fondo de cultura económica. Consejo Nacional de Ciencia y Tecnología, 1999.

J. B. Ochoa, EEG Signal Classification for Brain Computer Interface Applications, 2002.

J. S. Ebersole and T. A. Pedley, Current Practice of Clinical Electroencephalography, 2002.

J. R. Wolpaw, D. J. Mcfarland, G. Neat, and G. Forneris, An EEG-based brain-computer interface for cursor control, Electroencephalography and Clinical Neurophysiology, vol.78, issue.3, pp.252-261, 1991.
DOI : 10.1016/0013-4694(91)90040-B

L. A. Miner, D. J. Mcfarland, and J. R. Wolpaw, Answering questions with an electroencephalogram-based brain-computer interface, Archives of Physical Medicine and Rehabilitation, vol.79, issue.9, pp.1029-1033, 1998.
DOI : 10.1016/S0003-9993(98)90165-4

J. R. Wolpaw, H. Ramoser, D. J. Mcfarland, and G. Pfusrtscheller, EEG-based communication: improved accuracy by response verification, IEEE Transactions on Rehabilitation Engineering, vol.6, issue.3, pp.326-333, 1998.
DOI : 10.1109/86.712231

T. M. Vaughan, D. J. Mcfarland, G. Schalk, W. A. Sarnacki, L. Robinson et al., EEG-based brain-computer interface: development of a speller, Soc. Neurosci. Abstr, pp.27-167, 2001.

D. J. Mcfarland, A. T. Lefkowicz, and J. R. Wolpaw, Design and operation of an EEG-based brain-computer interface with digital signal processing technology, Behavior Research Methods, Instruments, & Computers, vol.78, issue.3, pp.337-345, 1997.
DOI : 10.3758/BF03200585

D. J. Mcfarland, L. M. Mccane, S. V. David, and J. R. Wolpaw, Spatial filter selection for EEG-based communication, Electroencephalography and Clinical Neurophysiology, vol.103, issue.3, pp.386-394, 1997.
DOI : 10.1016/S0013-4694(97)00022-2

H. Ramoser, J. R. Wolpaw, and G. Pfurtscheller, EEG-Based Communication: Evaluation of Alternative Signal Prediction Methods - EEG-basierte Kommunikation: Evaluierung alternativer Methoden zur Signalpr??diktion, Biomedizinische Technik/Biomedical Engineering, vol.42, issue.9, pp.226-233, 1997.
DOI : 10.1515/bmte.1997.42.9.226

G. Schalk, D. J. Mcfarland, T. Hinterberger, N. Birbaumer, and J. R. Wolpaw, BCI2000: A General-Purpose Brain-Computer Interface (BCI) System, IEEE Transactions on Biomedical Engineering, vol.51, issue.6, pp.1034-1043, 2004.
DOI : 10.1109/TBME.2004.827072

C. Neuper, A. Schlogl, and G. Pfurtscheller, Enhancement of Left-Right Sensorimotor EEG Differences During Feedback-Regulated Motor Imagery, Journal of Clinical Neurophysiology, vol.16, issue.4, pp.373-382, 1999.
DOI : 10.1097/00004691-199907000-00010

G. Pfurtscheller, D. Flotzinger, and J. Kalcher, Brain-Computer Interface???a new communication device for handicapped persons, Journal of Microcomputer Applications, vol.16, issue.3, pp.293-299, 1993.
DOI : 10.1006/jmca.1993.1030

G. Pfurtscheller, N. Neuper, W. Harkam, H. Ramoser, A. Schlogl et al., Current trends in Graz brain-computer interface (BCI) research, IEEE Transactions on Rehabilitation Engineering, vol.8, issue.2, pp.216-219, 2000.
DOI : 10.1109/86.847821

B. Obermaier, Information transfer rate in a ve-classes brain-computer interface, IEEE Transactions on Neural Systems and Rehabilation Engineering, vol.9, issue.3, p.282288, 2001.

A. Kostov and M. Polak, Parallel man-machine training in development of EEG-based cursor control, IEEE Transactions on Rehabilitation Engineering, vol.8, issue.2, pp.203-205, 2000.
DOI : 10.1109/86.847816

W. W. Amstrong and M. Thomas, Adaptive logic Networks " , Handbook of neural computation, 1996.

F. Karmali, Environmental control by a brain-computer interface, Proceedings of the 22nd Annual International Conference of the IEEE Engineering in Medicine and Biology Society (Cat. No.00CH37143), pp.2990-2992, 2000.
DOI : 10.1109/IEMBS.2000.901508

M. Ortmanns and F. Gerfers, Continuous-time sigma-delta A/D conversion : fundamentals, performance limits and robust implementations, 2006.

L. Yao, M. Steyaert, and W. Sansen, Low-power low-voltage sigma-delta modulators in nanometer CMOS, 2006.

P. E. Allen, B. J. Blalock, and G. A. Rincon, A 1V CMOS op amp using bulkdriven MOSFET's " , in P roc 1995 ISSCC, 1995.

S. Yan and E. Sanchez-sinencio, Low Voltage Analog Circuit Design Techniques: A Tutorial, IEICE Trans. Analog Integrated Circuits And Systems, issue.2, 2000.

E. Sackinger and W. , A high-swing, high-impedance MOS cascode circuit, IEEE Journal of Solid-State Circuits, vol.25, issue.1, 1990.
DOI : 10.1109/4.50316

C. Galup-montoro, M. C. Schneider, and I. J. Loss, Series-parallel association of FET's for high gain and high frequency applications, IEEE Journal of Solid-State Circuits, vol.29, issue.9, 1994.
DOI : 10.1109/4.309905

E. A. Vittoz, MOS transistors operated in the lateral bipolar mode and their application in CMOS technology, IEEE Journal of Solid-State Circuits, vol.18, issue.3, 1983.
DOI : 10.1109/JSSC.1983.1051939

P. E. Allen, B. J. Blalock, and G. A. Rincon, Low voltage analog circuits using standard CMOS technology, Proceedings of the 1995 international symposium on Low power design , ISLPED '95, pp.209-214, 1995.
DOI : 10.1145/224081.224118
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.83.9653

B. J. Blalock, P. E. Allen, and G. A. Rincon, Designing 1V Op Amp using Standard Digital CMOS Technology, IEEE Transactions on Circuits and Systems- II: Analog and Digital Signal Processing, 1998.
DOI : 10.1109/82.700924

Y. Haga, H. Zare-hoseini, L. Berkovi, and I. Kale, Design of a 0.8 Volt Fully Differential CMOS OTA Using the Bulk-Driven Technique, 2005 IEEE International Symposium on Circuits and Systems, pp.220-223, 2005.
DOI : 10.1109/ISCAS.2005.1464564

M. B. Barron, Low level currents in insulated gate field effect transistors, Solid-State Electronics, vol.15, issue.3, pp.293-302, 1972.
DOI : 10.1016/0038-1101(72)90084-6

X. He, K. Pun, C. Choy, and C. Chan, A 0.5V fully differential OTA with local common feedback, IEEE International Symposium on Circuits and Systems, ISCAS 2006, Pages:4 pp, pp.21-24, 2006.
URL : https://hal.archives-ouvertes.fr/in2p3-00018209

H. Inose, Y. Yasuda, and J. Murikami, A telemetering system by code modulation? Delta Sigma modulation " , I RE Transactions Space Electron, 1962.

J. Rosenfeld, M. Kozak, and E. G. Friedman, A bulk-driven CMOS OTA with 68 dB DC gain, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004., pp.5-8, 2004.
DOI : 10.1109/ICECS.2004.1399600

L. H. De-carvalho-ferreira and T. Pimenta, An ultra low-voltage ultra low power rail-to-rail CMOS OTA miller, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings., pp.6-9, 2004.
DOI : 10.1109/APCCAS.2004.1413038

C. Tai, J. Lai-;-r, and . Chen, Using Bulk-driven Technology Operate in Subthreshold Region to Design a Low Voltage and Low Current Operational Amplifier, 2006 IEEE Tenth International Symposium on Consumer Electronics, ISCE '06, pp.1-5, 2006.

S. Chatterjee, Y. Tsividis, and P. Kinget, 0.5-V analog circuit techniques and their application in OTA and filter design, IEEE Journal of Solid-State Circuits, vol.40, issue.12, pp.2373-2387, 2005.
DOI : 10.1109/JSSC.2005.856280
URL : https://hal.archives-ouvertes.fr/in2p3-00491725

M. Abdulai and P. Kinget, A 0.5 V fully differential gate-input operational transconductance amplifier with intrinsic common-mode rejection, 2006 IEEE International Symposium on Circuits and Systems, pp.21-24, 2006.
DOI : 10.1109/ISCAS.2006.1693215

X. He, K. Pun, C. Choy, and C. Chan, A 0.5V fully differential OTA with local common feedback, Proceedings. 2006 IEEE International Symposium on Circuits and Systems, pp.4-1562, 2006.
URL : https://hal.archives-ouvertes.fr/in2p3-00018209

H. Wang and Q. Ye, 0.5-V operational transconductance amplifier for CMOS bandgap reference application, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings, pp.1705-1707, 2006.
DOI : 10.1109/ICSICT.2006.306400
URL : https://hal.archives-ouvertes.fr/in2p3-00169733

M. Trakimas and S. Sonkusale, A 0.5V Bulk-Input Operational Transconductance Amplifier with Improved Common-Mode Feedback, 2007 IEEE International Symposium on Circuits and Systems, pp.2224-2227, 2007.
DOI : 10.1109/ISCAS.2007.378724

D. Maurath, F. Michel, M. Ortmanns, and Y. Manoli, A 0.5 V Rail-to-Rail 1.5 µW CMOS Amplifier for Micro-Energy Harvesting Applications, 51st Midwest Symposium on Circuits and Systems, pp.374-377, 2008.

J. Goes, H. Pinto, R. Monteiro, N. Paulino, B. Vaz et al., A low power low-voltage CMOS A/D switched op-amp ?? Modulator for bio-potential signal using a single phase scheme, IEEE International Workshop on Biomedical Circuits & Systems, 2004.

A. Yufera, A. Rueda, J. M. Muñoz, R. Doldán, G. Leger et al., A tissue impedance measurement chip for myocardial ischemia detection, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.52, issue.12, pp.2620-2628, 2005.
DOI : 10.1109/TCSI.2005.857542

J. Rosa, B. Perez, and A. Rodriguez, A CMOS 0.8µm Transistor-Only 1.63-MHz Switched-Current Bandpass 61 Modulator for AM Signal A/D Conversion, IEEE Journal of Solid-State Circuits, vol.35, issue.8, 2000.

F. Munoz, A. P. Vegaleal, R. G. Carvajal, A. Torralba, J. Tombs et al., A 1.lV Low-Power ?? Modulator For 14-b 16KHz A/D Conversion " ; The, IEEE International Symposium on Circuits and Systems, pp.6-9, 2001.
URL : https://hal.archives-ouvertes.fr/hal-01494561

J. Robert, G. C. Temes, V. Valencic, R. Dessaoulavy, and P. Devall, A 16-bit low-voltage CMOS A/D converter, IEEE Journal of Solid-State Circuits, vol.22, issue.2, p.22, 1987.
DOI : 10.1109/JSSC.1987.1052697

H. Lee, C. Hsu, S. Huang, Y. Shih, and C. Luo, DESIGNING LOW POWER OF SIGMA DELTA MODULATOR FOR BIOMEDICAL APPLICATION, Biomedical Engineering: Applications, Basis and Communications, vol.17, issue.04, 2005.
DOI : 10.4015/S1016237205000287

K. Pun, S. Chatterjee, and P. Kinget, A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator With a Return-to-Open DAC, IEEE Journal of Solid-State Circuits, vol.42, issue.3, 2007.
DOI : 10.1109/JSSC.2006.891716

X. He, K. Pun, and P. Kinget, Dynamic common-mode level shifting technique for ultra-low-voltage CT delta???sigma modulators employing return-to-open DAC, Electronics Letters, vol.43, issue.20, 2007.
DOI : 10.1049/el:20071422

S. Paton, A. Di-giandomenico, L. Hernandez, A. Wiesbauer, M. Potscher et al., A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution, IEEE Journal of Solid-State Circuits, vol.39, issue.7, pp.1056-1063, 2004.
DOI : 10.1109/JSSC.2004.829925

P. Fontaine, A. N. Mohieldin, and A. Bellaouar, A low-noise low-voltage CT ???? modulator with digital compensation of excess loop delay, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005., pp.498-613, 2005.
DOI : 10.1109/ISSCC.2005.1494087

M. P. Timko, A two-terminal IC temperature transducer, IEEE Journal of Solid-State Circuits, vol.11, issue.6, 1976.
DOI : 10.1109/JSSC.1976.1050818

E. A. Vittoz and O. Neyroud, A Low-Voltage CMOS Badgap Reference, IEEE Journal of Solid State Circuits, issue.3, p.14, 1979.

]. R. Schreier and D. S. Toolbox, Available: http://www.mathworks.com