F. Rivet, Y. Deval, D. Dallet, J. Begueret, and D. Belot, A 65nm CMOS RF Front End Dedicated To Software Radio, Software Defined Radio Forum (SDR Forum, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00274707

F. Rivet, Y. Deval, D. Dallet, J. Begueret, P. Cathelin et al., 65nm CMOS Circuit design of a sampled analog signal processor dedicated to RF applications, 2008 Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, pp.233-236, 2008.
DOI : 10.1109/NEWCAS.2008.4606364
URL : https://hal.archives-ouvertes.fr/hal-00269138

F. Rivet, Y. Deval, D. Dallet, J. Begueret, and D. Belot, A 65nm CMOS Analog Processor for Mobile Terminals Software Radio Front End, IEEE South Symposium on Microelectronics (SIM'08), 2008.
URL : https://hal.archives-ouvertes.fr/hal-00270632

Y. [. Rivet, D. Deval, J. Dallet, D. Begueret, and . Belot, A Universal RF Architecture Based on Signal Analog Sampling Dedicated to Software Defined Radio, Proc. IEEE North East Workshop in Circuits and Systems (NEWCAS'07), 2007.

Y. [. Rivet, D. Deval, J. Dallet, D. Begueret, and . Belot, A software-defined radio based on sampled analog signal processing dedicated to digital modulations, 2007 Ph.D Research in Microelectronics and Electronics Conference, 2007.
DOI : 10.1109/RME.2007.4401826
URL : https://hal.archives-ouvertes.fr/hal-00161329

Y. [. Rivet, D. Deval, J. Dallet, D. Begueret, and . Belot, A Disruptive Software-Defined Radio Receiver Architecture Based on Sampled Analog Signal Processing, 2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, pp.197-200, 2007.
DOI : 10.1109/RFIC.2007.380864
URL : https://hal.archives-ouvertes.fr/hal-00161318

N. F. Rivet, Y. Deval, D. Dallet, J. Begueret, P. Cathelin et al., Vers la radio logicielle intégrale: le SASP, un processeur analogique du signal en temps discret, National Conferences [ 16èmes Journées Nationales Microondes (JNM'09), 2009.

F. Rivet, Y. Deval, D. Dallet, D. Belot, and J. Begueret, Un Processeur Analogique en technologie 65nm CMOS destiné à la Radio Logicielle pour des Terminaux Mobiles, GDR SOC-SIP, 2008.

Y. [. Rivet, D. Deval, D. Dallet, J. Belot, and . Begueret, Un Processeur Analogique de Signaux Radio-Frequences destiné la Radio Logicielle pour des Terminaux Mobiles, 2009.

M. Brandolini, P. Rossi, D. Manstretta, and F. Svelto, Toward multistandard mobile terminals - fully integrated receivers requirements and architectures, IEEE Transactions on Microwave Theory and Techniques, vol.53, issue.3, pp.1026-1038, 2005.
DOI : 10.1109/TMTT.2005.843505

E. Mccune, High-efficiency, multi-mode, multi-band terminal power amplifiers, IEEE Microwave Magazine, vol.6, issue.1, pp.44-55, 2005.
DOI : 10.1109/MMW.2005.1417997

J. Mitola, The software radio architecture, IEEE Communications Magazine, vol.33, issue.5, pp.26-38, 1995.
DOI : 10.1109/35.393001

J. Mitola, Cognitive radio, an integrated agent architecture for software defined radio, Royal Institute of Technology, 2000.

S. Grossman, Software-defined radio poses major challenges for hardware and software developers, pp.10-15, 2005.

R. Schiphorst, F. Hoeksema, and C. Slump, The front end of software-defined radio: Possibilities and challenges, Proc. Annual CTIT Workshop on Mobile Communications, 2001.

R. Walden, Performance trends for analog to digital converters, IEEE Communications Magazine, vol.37, issue.2, pp.96-101, 1999.
DOI : 10.1109/35.747256

P. Seen, Radio logicielle dans les terminaux: quels impacts technologiques ?, Journees Nationales Microondes, 2007.

G. Geelen, E. Paulus, D. Simanjuntak, H. Pastoor, and R. Verlinden, A 90nm CMOS 1.2V 10b power and speed programmable pipelined ADC with 0.5pJ/conversion-step, 2006 IEEE International Solid State Circuits Conference, Digest of Technical Papers, pp.782-783, 2006.
DOI : 10.1109/ISSCC.2006.1696118

K. Hsueh, Y. Chou, Y. Tu, Y. Chen, Y. Yang et al., A 1V 11b 200MS/s Pipelined ADC with Digital Background Calibration in 65nm CMOS, 2008 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp.546-547, 2008.
DOI : 10.1109/ISSCC.2008.4523299/mm1

L. J. Breems, A cascaded continuous-time sigma-delta modulator with 67dB dynamic range in 10MHz bandwidth, IEEE International Solid State Circuits Conference, pp.72-73, 2004.

T. Taris, J. B. Begueret, and Y. Deval, A low voltage current reuse LNA in a 130nm CMOS technology for UWB applications, IEEE European Microwave Conference, pp.1105-1108, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00178340

T. Taris, O. El-gharniti, J. B. Begueret, and E. Kerhervé, UWB LNAs using LC ladder and transformers for input matching networks, 2006 13th IEEE International Conference on Electronics, Circuits and Systems, 2006.
DOI : 10.1109/ICECS.2006.379908
URL : https://hal.archives-ouvertes.fr/hal-00177329

E. Colin, Architecture reconfigurable pour la numérisation du signal radio de récepteurs mobiles multistandards, Ecole Nationale Supérieure des Télécommunications, 2003.

C. Rougier, J. Begueret, H. Lapuyade, Y. Deval, and A. Malvasi, The frequency generation unit: a complex frequency synthesizer for multi-standard smart objects, The 2nd Annual IEEE Northeast Workshop on Circuits and Systems, 2004. NEWCAS 2004., pp.277-280, 2004.
DOI : 10.1109/NEWCAS.2004.1359085
URL : https://hal.archives-ouvertes.fr/hal-00190227

R. Vaughan, N. Scott, and D. Whit, The theory of bandpass sampling, IEEE Transactions on Signal Processing, vol.39, issue.9, pp.1973-1984, 1991.
DOI : 10.1109/78.134430

P. Prakasam, M. Kulkarni, X. Chen, S. Hoyos, and B. Sadler, Emerging technologies in software defined receivers, 2008 IEEE Radio and Wireless Symposium, pp.719-722, 2008.
DOI : 10.1109/RWS.2008.4463593

V. J. Arkesteijn, E. A. Klumperink, and B. Nauta, An analogue front-end architecture for software defined radio, Proc. IEEE ProRISC, 2002.

K. Muhammad, D. Leipold, B. Staszewski, C. H. Ho, K. Maggio et al., A discrete-time bluetooth receiver in a 0.13µm digital CMOS process, IEEE International Solid State Circuits Conference, pp.268-270, 2004.

A. A. Abidi, Software-defined radio receiver: Dream to reality, IEEE Communications Magazine, pp.111-118, 2006.

A. K. Mal and A. S. Dhar, Analog sampled data architecture for discrete cosine transform, 2003 5th International Conference on ASIC Proceedings (IEEE Cat No 03TH8690) ICASIC-03, pp.502-505, 2003.
DOI : 10.1109/ICASIC.2003.1277596

W. Boyle and G. Smith, Charge Coupled Semiconductors Devices, pp.587-593, 1970.

H. Wallinga, A general model for the frequency response of multiphase charge transfer delay lines, IEEE Journal of Solid-State Circuits, vol.14, issue.3, pp.653-655, 1979.
DOI : 10.1109/JSSC.1979.1051233

D. D. Buss, Transversal filtering using charge-transfer devices, IEEE Journal of Solid-State Circuits, vol.8, issue.2, pp.138-146, 1973.
DOI : 10.1109/JSSC.1973.1050362

D. Lampe, Programmable analog transversal filter, U.S. Patent, vol.4, pp.34-199

R. Schreiber, Passive CCD resonator filters, IEEE Journal of Solid-State Circuits, vol.16, issue.3, pp.125-129, 1981.
DOI : 10.1109/JSSC.1981.1051560

H. Klar, Passive CCD resonators [for high Q bandpass filters], IEEE Journal of Solid-State Circuits, vol.16, issue.3, pp.130-135, 1981.
DOI : 10.1109/JSSC.1981.1051561

P. Bosshart, An integrated analog correlator using charge-coupled devices, 1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp.198-199, 1976.
DOI : 10.1109/ISSCC.1976.1155556

G. Mayer, The Chirp z-Transform -a CCD implementation, RCA Review, vol.36, pp.759-773, 1975.

J. M. Speiser, Discrete Fourier Transform system using the dual Chirp-z Transform, U.S. Patent, vol.4, pp.282-579

R. Brodersen, H. Fu, R. Frye, and D. Buss, A 500-point fourier transform using charge-coupled devices, 1975 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, pp.144-145, 1975.
DOI : 10.1109/ISSCC.1975.1155444

R. C. Pettengill, P. W. Bosshart, M. De-wit, and C. R. Hewes, A monolithic 512-point Chirp-z Tranform processor, IEEE International Solid State Circuits Conference, pp.68-69, 1979.

W. L. Eversole, D. J. Mayer, P. W. Bosshart, M. De-wit, C. R. Hewes et al., A completely integrated thirty-two-point chirp Z transform [CCD IC realisation], IEEE Journal of Solid-State Circuits, vol.13, issue.6, pp.822-831, 1978.
DOI : 10.1109/JSSC.1978.1052056

J. W. Cooley and J. W. Tukey, An algorithm for the machine calculation of complex Fourier series, Mathematics of Computation, vol.19, issue.90, pp.297-301, 1965.
DOI : 10.1090/S0025-5718-1965-0178586-1

H. Groginsky and G. Works, A Pipeline Fast Fourier Transform, IEEE Transactions on Computers, vol.19, issue.11, pp.1015-1019, 1970.
DOI : 10.1109/T-C.1970.222826

G. Works, Real time Fourier Transformation apparatus

A. A. Mariano, Mixed simulations and design of a wideband continuous-time bandpass delta-sigma converter dedicated to software defined radio applications, 2008.
URL : https://hal.archives-ouvertes.fr/tel-01237747

R. Darraji, R. Barrak, C. Rebai, A. Ghazel, Y. Deval et al., Track and hold circuit design and implementation in 65nm CMOS technology for RF subsampling receivers, IEEE International Conference on Electronics, Circuits and Systems, 2008.

S. Rapuano and F. Harris, An introduction to FFT and time domain windows Part 11 in a series of tutorials in instrumentation and measurement, pp.32-44, 2007.

F. Harris, On the use of windows for harmonic analysis with the discrete Fourier transform, Proceedings of the IEEE, vol.66, issue.1, 1978.
DOI : 10.1109/PROC.1978.10837

E. Swartzlander, W. Young, and S. Joseph, A radix 4 delay commutator for fast Fourier transform processor implementation, IEEE Journal of Solid-State Circuits, vol.19, issue.5, pp.702-709, 1984.
DOI : 10.1109/JSSC.1984.1052211

B. Gold and T. Bially, Parallelism in fast Fourier transform hardware, IEEE Transactions on Audio and Electroacoustics, vol.21, issue.1, pp.5-16, 1973.
DOI : 10.1109/TAU.1973.1162428

Y. Chang and K. Parhi, An efficient pipelined fft architecture, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.50, issue.6, pp.322-325, 2003.
DOI : 10.1109/TCSII.2003.811439

E. Monastra and J. Huah, Pipelined Fast Fourier Transform processor

C. Lacy, Design of a programmable Switched-Capacitor analog FIR filter, 1999.

K. Boyle, P. Mercier, N. Sadeghi, V. Gaudet, C. Schlegel et al., Design and implementation of an all-analog fast-fourier transform processor, 2007 50th Midwest Symposium on Circuits and Systems, pp.1532-1535, 2007.
DOI : 10.1109/MWSCAS.2007.4488832