L. Boissonnet, F. Judong, B. Vandelle, L. Rubaldo, P. Bouillon et al., A 0.13µm thin SOI CMOS technology with low-cost SiGe:C HBTs and complementary high-voltage LDMOS, Proc. of the BCTM, pp.1-4, 2006.

]. O. Bon05, L. Bon, O. Boissonnet, S. Gonnard, B. Chouteau et al., High voltage devices added to a 0.13µm high resistivity thin SOI CMOS process for mixed analog-RF circuits, Proc. of the SOI conference, pp.171-173, 2005.

]. O. Bon07a, O. Bon, and . Gonnard, Etude électrique de DMOS latéraux complémentaires en technologie 65nm sur substrat « Silicium sur Isolant » pour des applications faible puissance, Proc. of the JNRDM, p.47, 2007.

O. Bon, O. Gonnard, F. Gianesello, C. Raynaud, and F. Morancho, First 15V complementary LDMOS transistors in thin SOI 65nm low power technology, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's, pp.209-212, 2007.
DOI : 10.1109/ISPSD.2007.4294969

]. O. Bon07c, O. Bon, L. Gonnard, F. Boissonnet, S. Dieudonné et al., RF Power NLDMOS Technology Transfer Strategy from the 130nm to the 65nm node on thin SOI, Proc. of the SOI conference, pp.61-62, 2007.

J. Cai, M. Harley-stead, J. Woloszyn, and S. Park, High Performance Isolated LDMOS with Source Spacer and Asymmetric Hetero-doped Architectures, Proc. of the ISPSD, pp.343-346, 2005.

M. Gharbi, La tenue en tension et le calibre en courant du transistor MOS vertical dans la gamme de tension (300V à 1000V), Thèse de doctorat de l, 1985.

C. Grelu, N. Baboux, R. A. Bianchi, and C. Plossu, Low switching losses devices architectures for power management applications integrated in a low cost 0.13/spl mu/m CMOS technology, Proc of the ESSDERC, pp.477-480, 2005.

]. R. Hua05, H. Huang, G. Liao, and . Zhang, SOI CMOS technology for RF/MMIC applications -yes or no?, Proc. of the ESSDERC, pp.241-244, 2005.

]. T. Let05, R. Letavic, R. Cook, H. Brock, R. Effing et al., 20V Asymmetric Complementary Power Device Implementation within a 0.25um CMOS Technology for Power Management, Proc. of the ISPSD, pp.367-370, 2005.

]. S. Mat01 and . Matsumoto, RF Performance of a State-of-the-Art 0.5µm-Rule Thin-Film SOI Power MOSFET, Proceedings of the IEEE Electron Device Letters, pp.1251-1255, 2001.

F. Morancho, De nouvelles limites pour le compromis « résistance passante spécifique / tenue en tension » des composants unipolaires de puissance, Habilitation à Diriger des Recherches, 2004.

D. Muller, Optimisation des potentialités d'un transistor LDMOS pour l'intégration d'amplificateur de puissance RF sur silicium, Thèse de doctorat de l, 2006.

O. Rozeau, Caractérisation et Modélisation en Radiofréquence de Composants Intégrés en Technologie Silicium-Sur-Isolant, Thèse de doctorat de l'Institut National Polytechnique de Grenoble, 2000.

L. Vestling, J. Ankarcrona, and J. Olsson, Analysis and design of a low-voltage high-frequency LDMOS transistor, IEEE Transactions on Electron Devices, vol.49, issue.6, pp.976-980, 2002.
DOI : 10.1109/TED.2002.1003715

]. P. Wes07 and . Wessels, SOI based technology for Smart Power applications, Proc. of the SOI conference, pp.5-7, 2007.

]. R. Zin01 and . Zingg, New benchmark for RESURF, SOI and super-junction power devices, Proc. of the ISPSD, pp.343-346, 2001.

]. C. Ang04 and . Anghel, Self-Heating Characterization and Extraction Method for Thermal Resistance and Capacitance in HV MOSFETs, BIBLIOGRAPHIE IEEE Electron Device Lett, vol.25, issue.3, pp.141-143, 2004.

O. Bon, High voltage devices added to a 0.13µm high resistiviy thin SOI CMOS process for mixed analog RF circuits, Proc. Int. SOI Conf, pp.171-173, 2005.

O. Bon, O. Gonnard, F. Gianesello, C. Raynaud, and F. Morancho, First 15V complementary LDMOS transistors in thin SOI 65nm low power technology, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's, pp.209-212, 2007.
DOI : 10.1109/ISPSD.2007.4294969

O. Bon, J. Roig, F. Morancho, S. Haendler, O. Gonnard et al., Thermal resistance reduction in power MOSFETs integrated in a 65nm SOI technology, ESSDERC 2007, 37th European Solid State Device Research Conference, pp.171-174, 2007.
DOI : 10.1109/ESSDERC.2007.4430906

]. O. Bon07c, O. Bon, L. Gonnard, F. Boissonnet, S. Dieudonné et al., RF Power NLDMOS Technology Transfer Strategy from the 130nm to the 65nm node on thin SOI, Proc. of the SOI conference, pp.61-62, 2007.

]. F. Die06 and . Dieudonné, Self-heating Effects in SOI NLDMOS Power Devices, Proc. MIEL, pp.14-17, 2006.

]. L. Hen01, J. Henry, K. Barth, J. Verhaege, and . Richner, Transmission-Line Pulse ESD Testing of ICs: A New Beginning, Compliance Engineering Magazine, 2001.

]. D. Lac06, Y. Lachenal, L. Rey-tauriac, A. Boissonnet, and . Bravaix, Reliability Investigation of NLDEMOS in 0.13µm SOI CMOS Technology, Proc. of the 25 th International Conference on Microelectronics, p.17, 2006.

]. Y. Leu91 and . Leung, Self-heating effect in lateral DMOS on SOI, Proc. ISPSD '91, pp.27-30, 1991.

W. Liu and M. A. Tenbroek, Impact of Phonon-Boundary Scattering and Multilevel Copper-Dielectric Interconnect System on Self-Heating of SOI Transistors Physique et modélisation des composants et des circuits intégrés de puissance, Proc. 21st IEEE SEMI-THERM Symposium Measurement of Buried Oxide Thermal Conductivity for Accurate Electrothermal Simulation of SOI Devices, pp.2240-2248, 1996.

J. Roig, Non-uniform temperature and heat generation in thinfilm SOI LDMOS with uniform drift doping, IEE Proc. Circuits, Dev. and Systems, pp.82-87, 2006.

]. S. Ver06 and . Verhaeren, Study of Self-Heating on LDEMOS devices in HCMOS9SOI, 2006.