W. S. Boyle and G. E. Smith, Charge Coupled Semiconductor Devices, Bell System Technical Journal, vol.49, issue.4, pp.587-593, 1970.
DOI : 10.1002/j.1538-7305.1970.tb01790.x

A. J. Theuwissen, Solid-state imaging with charge coupled devices, 1995.

E. R. Fossum, Active pixel sensors : are CCD's Dinosaurs ?, Proc. SPIE, Charge-Coupled Devices and Solid State Optical Sensors III, pp.2-14, 1900.
DOI : 10.1117/12.148585
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.408.6558

A. Gammal, D. Yang, and B. Fowler, Pixel level processing -Why, Proc. SPIE Sensors, Cameras, and Applications for Digital Photography, pp.2-13, 1999.

M. J. Loinaz, K. J. Singh, A. J. Blanksby, D. A. Inglis, K. Azadet et al., A 200-mW, 3.3-V, CMOS color camera IC producing 352× 288 24-bvideo at 30 frames/s, IEEE Journal of Solid-State Circuits, issue.12, pp.332092-2103, 1998.

S. Smith, M. Hurwitz, D. Torrie, A. Baxter, M. Holmes et al., A single-chip 306??244-pixel CMOS NTSC video camera, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156), pp.45-170, 1998.
DOI : 10.1109/ISSCC.1998.672420

J. Goy, Etude, conception, et réalisation d'un capteur d'image APS en technologie standard CMOS pour des applications faible flux de type viseur d'étoiles, Thèse INPG, 2002.

Y. Degerly, Etude, modélisation des bruits et conception des circuits dans les capteurs d'images à pixels actifs CMOS, Thèse SUPAERO, 2000.

B. Tian, H. Fowler, and A. , Analysis of temporal noise in CMOS photodiode active pixel sensor, IEEE Journal of Solid-State Circuits, vol.36, issue.1, pp.92-101, 2001.
DOI : 10.1109/4.896233

B. W. Johnson, Design & analysis of fault tolerant digital systems, 1988.

P. Maxwell, Image sensors and optical testing, IEEE European Test Symposium, tutorial notes, 2004.

G. Chapman and Y. Audet, Creating 35 mm camera active pixel sensors, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99), pp.22-30, 1999.
DOI : 10.1109/DFTVS.1999.802865

S. Djaja, G. H. Chapman, D. Y. Cheung, and Y. Audet, Implementation and testing of fault-tolerant photodiode-based active pixel sensor (APS), Proceedings. 16th IEEE Symposium on Computer Arithmetic, pp.53-60, 2003.
DOI : 10.1109/DFTVS.2003.1250095

M. Sachdev and J. P. De-gyvez, Defect-oriented testing for nano-metric CMOS VLSI circuits (frontiers in electronic testing), 2007.

S. Mir, Integrated circuit testing : from microelectronics to microsystems. 5th IFAC symp of fault detection, supervision and safety of technical processes, invited talk, pp.13-24, 2003.
URL : https://hal.archives-ouvertes.fr/hal-01391534

A. Bounceur, Plateforme CAO pour le test des circuits mixtes, These INPG, 2007.

L. S. Milor, Fault-driven analog testing, 1992.

M. Ismail and T. Fiez, Analog VLSI : signal and information processing, 1994.

L. S. Milor, A tutorial introduction to research on analog and mixed-signal circuit testing . IEEE transaction on circuits and systems II, p.45, 1998.

S. Sunter and N. Nagi, Test metrics for analog parametric faults, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146), pp.226-234, 1999.
DOI : 10.1109/VTEST.1999.766670

R. Rodriguez-montanes, D. Arumi, J. Figueras, S. Einchenberger, C. Hora et al., Diagnosis of Full Open Defects in Interconnecting Lines, 25th IEEE VLSI Test Symmposium (VTS'07), pp.158-166, 2007.
DOI : 10.1109/VTS.2007.28

D. Arumí, R. Rodríguez-montañés, and J. Figueras, Experimental Characterization of CMOS Interconnect Open Defects, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.27, issue.1, pp.123-136, 2008.
DOI : 10.1109/TCAD.2007.907255

E. A. Amerasekera and D. S. Campbell, Failure mechanisms in semiconductor devices, 1987.

J. Segura, C. De-benito, A. Rubio, and C. Hawkins, A detailed analysis of GOS defects in MOS transistors: testing implications at circuit level, Proceedings of 1995 IEEE International Test Conference (ITC), pp.544-551, 1995.
DOI : 10.1109/TEST.1995.529882

M. Sytrzycki, Modeling of gate oxide shorts in MOS transistors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.8, issue.3, pp.193-202, 1989.
DOI : 10.1109/43.21839

K. Krishna and S. W. Director, The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.14, issue.12, pp.1557-1568, 1995.
DOI : 10.1109/43.476585

Z. Wang and S. W. Director, An efficient yield optimization method using a two step linear approximation of circuit performance. European Design and Test Conference, EDAC, pp.567-571, 2004.

T. K. Yu, S. M. Kang, I. N. Haji, and T. N. Trick, Statistical performance modeling and parametric yield estimation of MOS VLSI, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.6, issue.6, pp.1013-1022, 1987.

A. Bounceur, S. Mir, E. Simeu, and L. Rolindez, Estimation of Test Metrics for the Optimisation of Analogue Circuit Testing, Journal of Electronic Testing, vol.15, issue.10, pp.471-484, 2007.
DOI : 10.1007/s10836-007-5006-6
URL : https://hal.archives-ouvertes.fr/hal-00199205

H. G. Stratigopoulos, J. Tongbong, and S. Mir, A general method to evaluate RF BIST techniques based on Non-parametric density estimation, Design Automation and Test in Europe, pp.68-73, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00288591

C. Wegener and M. P. Kennedy, Test Development Through Defect and Test Escape Level Estimation for Data Converters, Journal of Electronic Testing, vol.51, issue.1, pp.313-324, 2006.
DOI : 10.1007/s10836-006-9457-y

Y. , E. Aimine, A. Richardson, C. Descleves, and K. Sommacal, GDS FaultSim, a Mixed- Signal IC Computer-Aided-Test (CAT) Tool, IEEE Design and Test Conference in Europe, pp.232-238, 1999.

C. Roman, S. Mir, and B. Charlot, Building an analogue fault simulation tool and its application to MEMS, Microelectronics Journal, vol.34, issue.10, pp.897-906, 2003.
DOI : 10.1016/S0026-2692(03)00162-9
URL : https://hal.archives-ouvertes.fr/hal-00012866

A. J. Theuwissen, Design for manufacturability of CMOS image sensors, tutorial notes, 2000.

H. Melchior, Demodulation and photodetection techniques. Laser Handbook, pp.703-835

D. Johns and K. W. Martin, Analog integrated circuit design, 1997.

E. Labonne, Contributions a la conception de capteurs de vision CMOS à grande dinamique, Thèse INPG, 2007.

S. K. Mendis, S. E. Kemeny, R. C. Gee, B. Pain, C. O. Staller et al., CMOS active pixel image sensors for highly integrated imaging systems, IEEE Journal of Solid-State Circuits, vol.32, issue.2, p.187, 1997.
DOI : 10.1109/4.551910

L. J. Kozlowski, G. Rossi, L. Blanquart, R. Marchesini, Y. Huang et al., Pixel noise suppression via SoC management of tapered reset in a 1920/spl times/1080 CMOS image sensor, IEEE Journal of Solid-State Circuits, vol.40, issue.12, p.40, 2005.
DOI : 10.1109/JSSC.2005.858480

S. H. Lim and A. , Gain Fixed Pattern Noise Correction via Optical Flow, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.51, issue.4, pp.779-786, 2004.
DOI : 10.1109/TCSI.2004.823666

J. Dudas, C. Jung, M. L. La-haye, and G. H. Chapman, A Fault-Tolerant Active Pixel Sensor for Mitigating Hot Pixel Defects, 2007 Canadian Conference on Electrical and Computer Engineering, pp.1445-1448, 2007.
DOI : 10.1109/CCECE.2007.362

J. Leung, J. Dudas, G. H. Chapman, I. Koren, and Z. Koren, Quantitative analysis of infield defects in image sensor arrays, 22nd IEEE Int Symp on Defect and Fault-Tolerance in VLSI Systems, DFT'07, pp.526-534, 2007.

P. V. Mena, J. J. Morikuni, A. V. Harton, and K. W. Wyatt, Circuit-level model of semiconductor photodetectors, Physics and Simulation of Optoelectronic Devices VII, p.560, 2003.
DOI : 10.1117/12.356916

A. Xiang, W. Wohlmuth, P. Fay, S. M. Kang, and I. Adesida, Modeling of InGaAs MSM photodetector for circuit-level simulation, Journal of Lightwave Technology, vol.14, issue.5, pp.716-723, 1996.
DOI : 10.1109/50.495150

F. Mieyeville, Modélisation de liasons optiques inter et intra puces à haut débit, Thèse école central, 2001.

J. J. Morikuni and S. M. Kang, Computer-aided design of optoelectronic integrated circuits and systems, 1997.

T. A. Fjeldly, M. Shur, and T. , Introduction to device modeling and circuit simulation, 1997.

H. Yilmaz, Optimization and surface charge sensitivity of high-voltage blocking structures with shallow junctions, IEEE Transactions on Electron Devices, vol.38, issue.7, pp.1666-1675, 1991.
DOI : 10.1109/16.85165

J. Slotboom, The pn-product in silicon, Solid-State Electronics, vol.20, issue.4, pp.279-283, 1977.
DOI : 10.1016/0038-1101(77)90108-3

C. C. Wang and C. Sodini, The effect of hot carriers on the operation of CMOS active pixelsensors, Int Electron Devices Meeting, IEDM Technical Digest, pp.24-29, 2001.

N. Maheshwari and S. S. Sapatnekar, Timing Analysis and Optimization of Sequential Circuits, 1999.
DOI : 10.1007/978-1-4615-5637-4

H. G. Stratigopoulos and M. Yiorgos, Error moderation in low-cost machine-learningbased analog/RF testing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp.339-351, 2008.

L. Lizarraga, S. Mir, and G. Sicard, Experimental validation of a BIST technique for CMOS active pixel sensors. To appear at IEEE VLSI Test symposium, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00419048

L. Lizarraga, S. Mir, and G. Sicard, Evaluation of a BIST Technique for CMOS Imagers, 16th Asian Test Symposium (ATS 2007), pp.378-383, 2007.
DOI : 10.1109/ATS.2007.62
URL : https://hal.archives-ouvertes.fr/hal-00187056

L. Lizarraga, S. Mir, G. Sicard, and A. Dragulinescu, Defect and fault modelling of CMOS active pixel sensors, IEEE Latin american test workshop, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00156470

A. Dragulinescu, L. Lizarraga, S. Mir, and G. Sicard, Defect and fault modelling of a CMOS n-diffusion photodiode, 3rd International conference on advanced topics in optoelectronics, microelectronics and nanoelectronics (ATOM-N), pp.43-44, 2006.
URL : https://hal.archives-ouvertes.fr/hal-00156730

L. Lizarraga, S. Mir, G. Sicard, and A. Bounceur, Study of a BIST Technique for CMOS Active Pixel Sensors, 2006 IFIP International Conference on Very Large Scale Integration, pp.326-331, 2006.
DOI : 10.1109/VLSISOC.2006.313255
URL : https://hal.archives-ouvertes.fr/hal-00522025

L. Lizarraga, S. Mir, and G. Sicard, Vers une technique d'auto test incorporé (BIST) pour des capteurs de vision CMOS, pp.10-12, 2006.