E. Automotive and . Council, Human Body Model Electrostatic Discharge Test, AEC-Q100- 002-REV-C, 12P, 1998.

E. Automotive and . Council, Machine Model Electrostatic Discharge Test, AEC-Q100-003- REV-C, 12P, 1998.

H. Ishizuka, K. Okuyama, K. Kuboya, M. Komuro, and Y. Hara, A study of ESD protection devices for input pins discharge characteristics of diode, lateral bipolar transistor, and thyristor under MM and HBM tests, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C, vol.21, issue.4, pp.257-264, 1998.
DOI : 10.1109/3476.739175

J. Whitfield, C. Gill, J. Yang, H. Xu, C. Zhan et al., ESD MM Failures Resulting from Transient Reverse Currents, 2006 IEEE International Reliability Physics Symposium Proceedings, pp.136-139, 2006.
DOI : 10.1109/RELPHY.2006.251205

H. Gieser, Influence of Tester Parasitic in Charged Device Model Failure Thresholds, Proc. EOS/ESD Symposium, pp.69-84, 1994.

C. Goëau, C. Richier, P. Salomé, J. Chante, and H. Jaouen, Impact of CDM Tester Ground Plane Capacitance on the DUT Stress Level, Proc. EOS/ESD Symposium, pp.170-177, 2005.

M. S. Sowariraj, Role of Package Parasitics and Substrate Resistance on the Charged Device Model Failure Level, Microelectronics Reliability, pp.1569-1575, 2003.

A. Amerasekera, M. Chang, A. Seitchik, A. Chatterjee, K. Mayaram et al., Self-heating effects in basic semiconductor structures, IEEE Transactions on Electron Devices, vol.40, issue.10, 1993.
DOI : 10.1109/16.277342

A. Amerasekera and J. Seitchik, Electrothermal behavior of deep submicron nMOS transistors under high current snapback (ESD/EOS) conditions, Proceedings of 1994 IEEE International Electron Devices Meeting, pp.446-449, 1994.
DOI : 10.1109/IEDM.1994.383370

K. Esmark, Device Simulation of ESD Protection Elements, Series in Microelectronics, 2002.

M. Scholz, D. Tremouilles, M. I. Natarajan, M. Sawada, T. Nakaei et al., Can HBM Tester Replace 100ns TLP Tester?, Proc. 3 rd EOS/ESD/EMI Workshop, pp.33-35, 2006.

T. Maloney and N. Khurana, Transmission line pulsing techniques for Circuits Modeling of ESD Phenomena, Proc. EOS/ESD Symposium, pp.49-55, 1985.

H. Gieser and M. Haunschild, Very fast transmission line pulsing of integrated structures and the charged device model, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C, vol.21, issue.4, pp.278-285, 1998.
DOI : 10.1109/3476.739177

D. Pogany, V. Dubec, S. Bychikhin, C. Furböck, M. Litzenberger et al., Single-shot nanosecond thermal imaging of semiconductor devices using absorption measurements, IEEE Transactions on Device and Materials Reliability, vol.3, issue.3, pp.3-85, 2003.
DOI : 10.1109/TDMR.2003.815276

M. Litzenberger, R. Pichler, D. Pogany, E. Gornik, K. Esmark et al., Influence of Layout Parameters on Triggering Behavior in 0.35 m and 0.18 m Process gg-nMOS ESD Protection Devices, Proc. ESSDERC, pp.335-338, 2001.

M. Heer, S. Bychikhin, V. Dubec, D. Pogany, E. Gornik et al., Analysis of the Triggering Behavior of Low Voltage BCD Single and Multi-Finger gc-NMOS ESD Protection Devices, Proc. EOS/ESD Symposium, pp.275-284, 2006.

M. Denison, M. Blaho, P. Rodin, V. Dubec, D. Pogany et al., Moving Current Filaments in Integrated DMOS Transistors Under Short-Duration Current Stress, IEEE Transactions on Electron Devices, vol.51, issue.10, pp.1695-1703, 2004.
DOI : 10.1109/TED.2004.835978

D. Pogany, S. Bychikhin, C. Furböck, M. Litzenberger, E. Gornik et al., Quantitative internal thermal energy mapping of semiconductor devices under short current stress using backside laser interferometry, IEEE Transactions on Electron Devices, vol.49, issue.11, pp.11-2070, 2002.
DOI : 10.1109/TED.2002.804724

M. P. Mergens, M. T. Mayerhofer, J. A. Willemen, and M. Stecher, ESD Protection Considerations in Advanced High-Voltage Technologies for Automotive, Proc. EOS/ESD Symposium, pp.54-63, 2006.

V. De-heyn, G. Groeseneken, B. Keppens, M. Natarajan, L. Vacaresse et al., Design and analysis of new protection structures for smart power technology with controlled trigger and holding voltage, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167), pp.253-258, 2001.
DOI : 10.1109/RELPHY.2001.922910

C. Delage, Etude et Conception de Structures de Protection contre les Décharges Electrostatiques en Technologie BiCMOS de Puissance, Thèse de l'INPT soutenue le 13 décembre 1999, rapport LAAS n° 99555

P. Besse, Tenue en énergie de structures LDMOS avancées de puissance intégrée dans les domaines temporels de la nanoseconde à la milliseconde, Thèse de l'UPS de Toulouse soutenue le 28 janvier, 2004.

H. Gossner, T. Muller-lynch, K. Esmark, and M. Stecher, Wide range control of the sustaining voltage of ESD protection elements realized in a smart power technology, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396), pp.19-27, 1999.
DOI : 10.1109/EOSESD.1999.818985

H. Gossner and M. Stecher, Integrierte Halbleiterschaltung mit Schutzstruktur zum Schutz vor Elektrostatischer Entladung, European Patent Application EP0905782A1, p.31, 1999.

H. Gossner, Integrated Semiconductor Circuit with Protective Structure for Protection against Electrostatic Discharge, 2002.

M. Ker and K. Lin, The Impact of Low Holding-Voltage Issue in High-Voltage CMOS Technology and the Design of Latchup-Free Power-Rail ESD Clamp Circuit for LCD Drivers ICs, Solid-State Circuits, p.8, 2005.

B. K. Ridley, Specific Negative Resistance in Solids, Proceedings of the Physical Society, vol.82, issue.6, p.954, 1963.
DOI : 10.1088/0370-1328/82/6/315

D. Trémouilles, G. Bertrand, M. Bafleur, N. Nolhier, and L. Lescouzeres, Design Guidelines to Achieve a Very High ESD Robustness in a Self-Biased NPN, Proc. EOS/ESD Symposium, pp.281-288, 2002.

N. Jensen, G. Groos, M. Denison, D. Kuzmik, E. Pogany et al., Coupled Bipolar Transistors as Very Robust ESD Protection Devices for Automotive Applications, Proc. EOS/ESD Symposium, pp.313-318, 2003.

K. Reynders and P. Moens, Design and Characterization of a High Voltage SCR with High Trigger Current, Proc. EOS/ESD Symposium, pp.407-412, 2005.

N. Jensen and M. Denison, Integrated circuit, 2006.

K. Reynders and P. Moens, Hybrid ESD Clamp, 2006.

B. Keppens, M. P. Mergens, C. S. Trinh, C. C. Russ, B. Van-camp et al., ESD Protection Solutions for High Voltage Technologies, Proc. EOS/ESD Symposium, pp.289-298, 2004.
DOI : 10.1016/j.microrel.2005.10.009

M. P. Mergens, C. Russ, K. Verhaege, J. Armer, P. Jozwiak et al., High holding current SCRs (HHI-SCR) for ESD protection and latch-up immune IC operation, Microelectronics Reliability, vol.43, issue.7, pp.993-1000, 2003.
DOI : 10.1016/S0026-2714(03)00125-2
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.92.8432

B. Van-camp and B. Keppens, Apparatus for ESD Protection, 2006.

O. Quittard, Z. Mrcarica, F. Blanc, G. Notermans, T. Smedes et al., ESD Protections for High-Voltage CMOS Technology, Proc. EOS/ESD Symposium, pp.77-86, 2006.

K. Oh, C. Duvvury, C. Salling, K. Banerjee, and R. W. Dutton, Non-uniform Conduction in Single Finger NMOS Transistors and Implications for Deep Submicron ESD Design, Proc. IRPS, pp.226-234, 2001.

C. Duvvury, F. Carvajal, C. Jones, and D. Briggs, Lateral DMOS design for ESD robustness, International Electron Devices Meeting. IEDM Technical Digest, pp.375-378, 1997.
DOI : 10.1109/IEDM.1997.650403

S. L. Miller, Avalanche Breakdown in Germanium, Physical Review, vol.99, issue.4, pp.1234-1241, 1955.
DOI : 10.1103/PhysRev.99.1234

G. Bertrand, C. Delage, M. Bafleur, N. Nolhier, J. M. Dorkel et al., Analysis and compact modeling of a vertical grounded-base n-p-n bipolar transistor used as ESD protection in a smart power technology, Solid State Circuits, pp.1373-1381, 2001.
DOI : 10.1109/4.944666

M. Ker and K. Lin, Double Snapback Characteristics in High-Voltage nMOSFETs and the Impact to On-Chip ESD Protection Design, IEEE Electron Device Letters, vol.25, issue.9, 2004.
DOI : 10.1109/LED.2004.833372

M. Streibl, K. Esmark, A. Sieck, W. Stadler, W. Wendel et al., Harnessing the base-pushout effect for ESD protection in bipolar and BiCMOS technologies, Proc. EOS/ESD Symposium, pp.73-82, 2002.
DOI : 10.1016/S0026-2714(03)00126-4

M. J. Kumar and K. N. Bhat, The effects of emitter region recombination and bandgap narrowing on the current gain and the collector lifetime of high-voltage bipolar transistors, IEEE Transactions on Electron Devices, vol.36, issue.9, pp.1803-1810, 1989.
DOI : 10.1109/16.34246

H. S. Bennett and C. L. Wilson, Statistical comparisons of data on band???gap narrowing in heavily doped silicon: Electrical and optical measurements, Journal of Applied Physics, vol.55, issue.10, pp.3582-3587, 1984.
DOI : 10.1063/1.332950

G. Masetti, M. Severi, and S. Solmi, Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon, IEEE Transactions on Electron Devices, vol.30, issue.7, pp.30-764, 1983.
DOI : 10.1109/T-ED.1983.21207

M. Gharbi, La Tenue en Tension et le Calibre en courant du Transistor M.O.S. dans la Gamme des Tensions Moyennes (300 à 1000 Volts), Thèse de l'université Paul Sabatier

G. Charitat, Modélisation et Réalisation de Composants Planar Haute-Tension, Thèse d'état de l'université Paul Sabatier

G. Boselli, C. Rodriguez, V. Duvvury, P. R. Reddy, B. Chidambaram et al., Technology scaling effects on the ESD design parameters in sub-100 nm CMOS transistors, IEEE International Electron Devices Meeting 2003, pp.507-510, 2003.
DOI : 10.1109/IEDM.2003.1269332

A. Amerasekera, S. Ramaswamy, and M. C. Chang, Modeling MOS Snapback and Parasitic Bipolar Action for Circuit Level ESD and High Current Simulations, Proc. Reliability Physics Symposium, pp.318-326, 1996.

M. J. Mergens, W. Wilkening, S. Mettler, H. Wolf, and W. Fichtner, Modular approach of a high current MOS compact model for circuit-level ESD simulation including transient gate coupling behavior, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296), pp.167-178, 1999.
DOI : 10.1109/RELPHY.1999.761609

R. V. Overstraeten and H. D. Man, Measurement of the ionization rates in diffused silicon p-n junctions, Solid-State Electronics, vol.13, issue.5, pp.583-608, 1970.
DOI : 10.1016/0038-1101(70)90139-5

W. M. Webster, On the Variation of Junction-Transistor Current-Amplification Factor with Emitter Current, Proceedings of the IRE, pp.914-920, 1954.
DOI : 10.1109/JRPROC.1954.274751

E. S. Rittner, Extension of the Theory of the Junction Transistor, Physical Review, vol.94, issue.5, pp.1161-1171, 1954.
DOI : 10.1103/PhysRev.94.1161

J. P. Bailbé, Contribution à l'Etude Physique des Transistors Bipolaires, Thèse d'état de l'université Paul Sabatier de Toulouse

D. Trémouilles, Optimisation et modélisation de protections intégrées contre les décharges électrostatiques, par l'analyse de la physique mise en jeu, Thèse de l'INSA de Toulouse soutenue le 14 mai, 2004.

C. Canali, G. Majni, R. Minder, and G. Ottaviani, Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature, IEEE Transactions on Electron Devices, vol.22, issue.11, pp.1045-1047, 1975.
DOI : 10.1109/T-ED.1975.18267

C. Salamero, N. Nolhier, A. Gendron, M. Bafleur, P. Besse et al., TCAD Methodology for ESD Robustness Prediction of Smart Power ESD Devices, IEEE Transactions on Device and Materials Reliability, vol.6, issue.3, pp.399-407, 2006.
DOI : 10.1109/TDMR.2006.881483
URL : https://hal.archives-ouvertes.fr/hal-00195294

N. D. Arora, J. R. Hauser, and D. J. Roulson, Electron and hole mobilities in silicon as a function of concentration and temperature, IEEE Transactions on Electron Devices, vol.29, issue.2, pp.1373-1381, 2001.
DOI : 10.1109/T-ED.1982.20698

Y. Okuto and C. R. Crowell, Threshold energy effect on avalanche breakdown voltage in semiconductor junctions, Solid-State Electronics, vol.18, issue.2, pp.161-168, 1975.
DOI : 10.1016/0038-1101(75)90099-4

C. Salamero, Méthodologie de prédiction du niveau de robustesse d'une structure de protection ESD à l'aide de la simulation TCAD, Thèse de l'UPS de Toulouse, 2005.

T. J. Maloney, Designing power supply clamps for electrostatic discharge protection of integrated circuits, Microelectronics Reliability, vol.38, issue.11, pp.1691-1703, 1998.
DOI : 10.1016/S0026-2714(98)00172-3

T. J. Maloney and W. Kan, Stacked PMOS Clamps for High Voltage Power Supply Protection, Proc. EOS/ESD Symposium, pp.70-77, 1999.

M. Tong, R. Gauthier, and V. Gross, Study of gated PNP as an ESD Protection Device for Mixed- Voltage and Hot-Pluggable Circuit Applications, Proc. EOS/ESD Symposium, pp.280-284, 1996.

J. Li, R. Gauthier, K. Chatty, D. Kontos, M. Muhammad et al., PMOSFET-based ESD Protection in 65 nm Bulk CMOS Technology for Improved External Latchup Robustness, Proc. EOS/ESD Symposium, pp.407-412, 2005.

C. Duvvury and A. Amerasekera, ESD: a pervasive reliability concern for IC technologies, Proc. of the IEEE, pp.690-702, 1993.
DOI : 10.1109/5.220901

T. Maloney and S. , Novel Clamp Circuits for IC Power Supply Protection, Proc. EOS/ESD Symposium, pp.1-12, 1995.

G. Boselli, C. Duvvury, and V. Reddy, Efficient PNP Characteristics of PMOS Transistors in Sub- 0.13m ESD Protection Circuits, Proc. EOS/ESD Symposium, pp.257-266, 2002.

M. Ker, W. Chang, and W. Lo, Low-Voltage-Triggered PNP Devices for ESD Protection Design in Mixed-Voltage I/O Interface with Over-VDD and Under-VSS Signal Levels, Proc. IEEE Int. Symp. On Quality Electronic Design, pp.433-438, 2004.

W. Chang and M. Ker, Layout Optimization on Low-Voltage-Triggered PNP Devices for ESD Protection in Mixed-Voltage I/O Interfaces, Proc. IPFA, pp.213-216, 2004.

T. L. Polgreen and A. Chatterjee, Improving the ESD Failure Threshold of Siliced n-MOS Output Transistors by Ensuring Uniform Current Flow, IEEE Trans on Electron Device, vol.39, issue.2, 1992.

M. P. Mergens, C. C. Russ, J. Arner, P. C. Jozwiack, G. Kolluri et al., Multi-Finger Turn-on Circuits and Design Techniques for Enhanced ESD Performance and Width-Scaling, Proc. EOS/ESD Symposium, pp.1-11, 2001.

N. Rinaldi, V. Alessandro, and F. M. De-paola, Electrothermal Phenomena in Bipolar Transistors and ICs: Analysis, Modeling, and Simulation, 2006 Bipolar/BiCMOS Circuits and Technology Meeting, pp.33-40, 2006.
DOI : 10.1109/BIPOL.2006.311153

G. Notermans, On The Use Of N-well Resistors For Uniform Triggering Of Esd Protection Elements, Proceedings Electrical Overstress/Electrostatic Discharge Symposium, pp.221-250, 1997.
DOI : 10.1109/EOSESD.1997.634246

M. Mergens, O. Marichal, S. Thijs, and C. Russ, Advanced SCR ESD Protection Circuits for CMS/SOI Nanotechnologies, 2005.

P. Hower, S. Pendharkar, R. Steinhoff, J. Brodsky, J. Devore et al., Using two-dimensional structures to model filamentation in semiconductor devices, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216), pp.385-388, 2001.
DOI : 10.1109/ISPSD.2001.934635

H. C. Bowers, Space-Charged-Induced Negative Resistance in Avalanche Diodes, IEEE transactions on electron devices, issue.15 6, pp.343-350, 1968.

M. W. Muller and H. , Negative Resistance and Filamentary Currents in Avalanching Silicon p+-i-n+ Junctions, IEEE Transactions on Electron Devices, issue.15, pp.560-568, 1968.

V. Boisson, Etude de la géomètrie Optimale des Périphéries des Jonctions Planar, Thèse de l'Ecole Centrale de Lyon, 1985.

P. Rossel, F. Morancho, N. Cézac, and H. Tranduc, Schottky-Diode Semiconductor Device, 2004.

A. Peyre-lavigne, I. Pages, P. Rossel, F. Morancho, and N. Cézac, Lateral Semiconductor Device with Low On-Resistance and Method of Making the Same, 2004.

N. Cézac, F. Morancho, P. Rossel, H. Tranduc, and A. Peyre-lavigne, A new generation of power unipolar devices: the concept of the FLoating islands MOS transistor (FLIMOST), 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), pp.69-72, 2000.
DOI : 10.1109/ISPSD.2000.856775

S. Alves, F. Morancho, J. Reynès, J. Margheritta, I. Deram et al., Experimental validation of the ???FLoating Islands??? concept: 95???V breakdown voltage vertical FLIDiode, IEE Proc. Circuits Devices Syst, pp.53-60, 2006.
DOI : 10.1049/ip-cds:20050048

M. Zitouni, F. Morancho, P. Rossel, H. Tranduc, J. Buxo et al., A new concept for the lateral DMOS transistor for smart power IC's, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312), pp.73-76, 1999.
DOI : 10.1109/ISPSD.1999.764055

C. A. Salama, A new short channel MOSFET structure (UMOST), Solid-State Electronics, vol.20, issue.12, pp.1003-1010, 1977.
DOI : 10.1016/0038-1101(77)90211-8

D. Pogany, S. Bychikhin, M. Denison, P. Rodin, N. Jensen et al., Thermally-driven motion of current filaments in ESD protection devices, Solid-State Electronics, vol.49, issue.3, pp.421-429, 2005.
DOI : 10.1016/j.sse.2004.11.022

M. Zecri, P. Besse, and N. Nolhier, Arrangement and Method for ESD Protection, European Patent Application EP1396887A1, 2004.

Y. C. Kao and E. D. Wolley, High-Voltage Planar p-n Junctions, Proc. of the IEEE, pp.1409-1414, 1967.

M. S. Adler, V. A. Temple, A. P. Ferro, and R. C. Rustay, Theory and breakdown voltage for planar devices with a single field limiting ring, IEEE Transactions on Electron Devices, vol.24, issue.2, p.24, 1977.
DOI : 10.1109/T-ED.1977.18688

V. Boisson, M. L. Helley, J. P. Chante, A. Nolhier, M. Gendron et al., Analytical expression for the potential of guard rings of diodes operating in the punchthrough mode, TCAD Methodology for ESD Robustness Prediction of Smart Power ESD Devices IEEE Trans. on Device and Materials Reliability, pp.399-407, 1985.
DOI : 10.1109/T-ED.1985.22029

A. Gendron, P. Renaud, M. Bafleur, and N. Nolhier, Analytical description of the injection ratio of self-biased bipolar transistors under the very high injection conditions of ESD events, accepté pour publication dans Solid State Electronics
DOI : 10.1016/j.sse.2007.11.011
URL : https://hal.archives-ouvertes.fr/hal-00382960

A. Congrès, C. Gendron, N. Salamero, M. Nolhier, P. Bafleur et al., Comparison of Efficient Solutions for the ESD Protection of High-Voltages I/Os in Advanced Smart Power Technologies, Proc. 3 rd EOS/ESD/EMI Workshop, pp.19-22, 2006.

A. Gendron, P. Renaud, P. Besse, C. Salamero, M. Bafleur et al., Area-Efficient Reduced and No-Snapback PNP-based ESD Protection in Advanced Smart Power Technology, Proc. EOS/ESD Symposium, pp.69-76, 2006.

A. Gendron, C. Salamero, N. Nolhier, M. Bafleur, P. Renaud et al., Deep Trench NPN Transistor for Low-RON ESD Protection of High-Voltage I/Os in Advanced Smart Power Technology, 2006 Bipolar/BiCMOS Circuits and Technology Meeting, pp.150-153, 2006.
DOI : 10.1109/BIPOL.2006.311138

P. Renaud, A. Gendron, M. Bafleur, and N. Nolhier, Efficient high voltage no-snapback and low RON ESD protection device for smart power technologies, accepté pour publication au 1 st International Electrostatic Discharge Workshop, 2007.

A. Congrès and . Gendron, Nouvelles Structures de Protection contre les Décharges Electrostatiques en Technologies Smart Power, Proc. JNRDM 2005, pp.176-178, 2005.

A. Gendron, Structures de protection ESD à faible retournement en technologie Smart Power, Proc. Journées de l'école doctorale GEET, 2006.

P. Brevets-industriels, A. Renaud, P. Gendron, and . Besse, Semiconductor Device Structure and Integrated Circuit Therefor, 2006.

P. Renaud, A. Gendron, P. Besse, and N. Nolhier, ESD Protection Device and Method of Forming an ESD Protection Devices, 2007.