Skip to Main content Skip to Navigation
Theses

Elaboration de propriétés formelles de contrôleurs logiques à partir d'analyse prévisionnelle par Arbre des Défaillances

Abstract : Expressing the formal properties of logic controllers is one of the main obstacles to the diffusion of formal verification techniques. The objective of this thesis is to facilitate formal properties elaboration, by proposing a method based on Fault Tree Analysis (FTA). Thus, a property will be the non realization of a fault. Four contributions are then proposed to develop the method: two methodological ones and two formal ones. The contributions of the first category are, on one hand, integration, in the FTA structure, of software faults of the logic controller (known as systematic faults because they are reproducible) and, on the other hand, the representation of these systematic faults with a vocabulary of gates which enables logical and physical times representation. The aim of the two formal contributions is to propose a formal semantics, first, for the gates that are adopted in this work, and second, for associations of gates. Lastly, a case study shows the interest of these four proposals for improvement of dependability of the logical controllers.
Document type :
Theses
Complete list of metadatas

https://tel.archives-ouvertes.fr/tel-00348404
Contributor : Jean-Marc Faure <>
Submitted on : Thursday, December 18, 2008 - 5:27:56 PM
Last modification on : Monday, January 18, 2021 - 11:16:10 AM
Long-term archiving on: : Tuesday, June 8, 2010 - 5:51:53 PM

Identifiers

  • HAL Id : tel-00348404, version 1

Collections

Citation

Israel Barragan Santiago. Elaboration de propriétés formelles de contrôleurs logiques à partir d'analyse prévisionnelle par Arbre des Défaillances. Automatique / Robotique. École normale supérieure de Cachan - ENS Cachan, 2007. Français. ⟨tel-00348404⟩

Share

Metrics

Record views

505

Files downloads

830