, A New Vertical Power MOSFET Structure with Extremely Reduced On-Resistance Theory of semiconductor Superjunction devices, IEEE transactions On Electron Devices Japanese Journal of Applied Physics, vol.31, issue.36, pp.2-6, 1984.
, A new generation of power unipolar devices: the concept of the FLoating islands MOS transistor (FLIMOST), 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), pp.69-72, 2000.
DOI : 10.1109/ISPSD.2000.856775
, ARAI ''1.8 m.cm 2 , 10 A Power MOSFET in 4H-SiC'' IEDM, Décembre, pp.1-4, 2006.
, Optimum Design of power MOSFET's, IEEE Transactions on Electron Devices, vol.12, pp.31-1693, 1984.
, Limitation fondamentale dans les transistors MOS de puissance ; le compromis entre la r??sistance ?? l'??tat passant RON et la tension de claquage VDBR, Revue de Physique Appliqu??e, vol.16, issue.9, pp.509-515, 1981.
DOI : 10.1051/rphysap:01981001609050900
, Progress in wide bandgap semiconductor SiC for power devices, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), pp.3-9, 2000.
DOI : 10.1109/ISPSD.2000.856762
, Le transistor DMOS Vertical en Amplification Haute-Fréquence de Puissance
, A New Vertical Power MOSFET Structure with Extremely Reduced On-ResistanceReactive Ion Beam Etching of SiO 2 and Polycrystalline Silicon, IEEE transactions On Electron Devices Journal of Applied Physic Letters, vol.31, issue.15, pp.2-6, 1980.
, High performance Silicon LDMOS technology for 2 GHz RF power amplifier application'' IEDM'96, pp.87-90, 1996.
, Physics and Technology of Power MOSFET's'' Thesis Ph [17] S.M. SZE ''Physics of Semiconductor DevicesAvalanche Breakdown in SiliconCalculation of Avalanche Breakdown of Silicon PN junction, 20] P. ROSSEL ''Propriétés Statiques et Dynamiques du transistor MOS, pp.85-90, 1954.
, An Overview of Smart Power TechnologyA parametric study of power MOSFET's, Thèse de Docteur-Ingénieur, 1984.
, Record of Power electronics specialists ConferenceTheory of Semiconductor Superjunction Devices, 1979.
, A new generation of power unipolar devices: the concept of the FLoating islands MOS transistor (FLIMOST), 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), pp.69-72
DOI : 10.1109/ISPSD.2000.856775
, A new generation of power lateral and vertical floating islands MOS structures, Microelectronics Journal, vol.32, issue.5-6, pp.5-6, 2001.
DOI : 10.1016/S0026-2692(01)00023-4
, A novel high-voltage sustaining structure with buried oppositely doped regions, IEEE Transactions on Electron Devices, vol.47, issue.6, pp.1280-1285, 2000.
DOI : 10.1109/16.842974
, Ultra low On-resistance SBD with P-buried floating layerA Review of RESURF Technology, Proceedings ISPSD'02 (Santa Fe), pp.33-36, 2000.
, Predicted electrical characteristics of 4500 V super multi-RESURF MOSFETs, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312), pp.95-98, 1999.
DOI : 10.1109/ISPSD.1999.764066
, A New Vertical Power MOSFET with extremely reduced on resistance and high switching speed by multilayer structures, Proceedings of First International Conference on Electrical and Computer Engineering, pp.163-166, 2001.
, MARZ ''COOLMOS TM ?a new milestone in high voltage Power MOS, Proceedings ISPSD'9934] S. ALEVES ''Conception des transistors FLYMOS TM verticaux adaptés aux applications automobiles du futur, pp.3-10, 1999.
, ARAI ''1.8 m.cm 2 , 10 A Power MOSFET in 4H-SiC'' IEDM, Décembre, pp.1-4, 2006.
, A new generation of power unipolar devices: the concept of the FLoating islands MOS transistor (FLIMOST), 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094), pp.69-72, 2000.
DOI : 10.1109/ISPSD.2000.856775
, A new generation of power lateral and vertical floating islands MOS structures, Microelectronics Journal, vol.32, issue.5-6, pp.5-6, 2001.
DOI : 10.1016/S0026-2692(01)00023-4
, New power FLIMOS structure generations, th International Seminar on Power Semiconductor (ISPS'2000), pp.91-94, 2000.
, Les composants unipolaires à îlots flottants : de nouvelles limites pour le compromis "résistance à l'état passant/tenue en tension, pp.189-193, 2000.
, A novel low on-resistance Schottky-barrier diode with p-buried floating layer structure, IEEE Transactions on Electron Devices, vol.51, issue.5, pp.797-802, 2004.
DOI : 10.1109/TED.2004.826886
, Technological realization of low on-resistance FLYMOS transistors dedicated to automotive applications, high voltage Power MOS'' Proceedings ISPSD'99 11 th European Conference on Power Electronics and ApplicationsEPE'2005), pp.3-10, 1985.
, Analytical Expression for the potential of Guard Rings of Diodes Operating in the Punchthrough ModeElectron Mobility in Inversion and Accumulation Layers on Thermally Oxidized Silicon Surfaces [12] J-L. SANCHEZ ''Propriétés à l'état passant des transistors DMOS de puissance coplanaires et verticaux [13] S. ALVES ''Conception de transistors FLYMOS TM verticaux de puissance adaptés aux applications automobile du future (batterie 42 Volts)'' Thèse de Doctorat de l'Institut National des Sciences AppliquéesDepletion layer capacitance of cylindrical and spherical p-n JonctionsLe transistor DMOS vertical en amplification haute fréquence de puissance [18] S. SELBERHERR ''Analysis and Simulation of Semiconductor Devices VANZI ''A Physically Based Mobility Model for Numerical Simulation of Nonplanar DevicesTransistor MOS de puissance à faible résistance à l'état passantDe nouvelles limites pour le compromis ''résistance passante spécifique/tenue en tension'' des composants unipolaires de puissance, IEEE Transactions on Electron Devices Thèse de Docteur-Ingénieur Thèse de 3 ème cycle16] S.M. SZE ''Physics of semiconductor Devices'' Willey, pp 29 ATLAS II, 2D Device Simulation Framework " User Manuel, Silvaco International Thèse de Doctorat de l'Université Paul Sabatier23] A. NEZAR AND A.T. SALAMA ''Breakdown voltage in LDMOS transistors using internal field rings'' IEEE Transactions on Electron Devices24] M. ZITOUNI ''Une nouvelle structure d'interrupteurs pour circuits intégrés de puissance : le concept du transistor LUDMOS'' Thèse de Doctorat de l'Université Paul Sabatier, pp.107-113, 1967.
, MOS models and circuits simulations, RCA Rev, vol.32, pp.42-63, 1971.
, LAURITZEN ''SPICE models for power MOSFET's : an update, pp.281-289, 1988.
, Enhanced techniques for SPICE modeling of power MOSFET's, Proc. Power Conversion International, pp.268-284, 1988.
, Modélisation du transistor VDMOS pour simulation de circuits en électronique de puissance
, An accurate SPICE-compatible circuit model for power FLYMOSFETs, The European Physical Journal Applied Physics, vol.39, issue.3
DOI : 10.1051/epjap:2007120
, Modélisation des structures de puissance FLIMOS prenant en considération les capacités inter-électrodes, Marrakech (Maroc), p.6, 2007.
, High frequency performance of VDMOS power transistors, 1980 International Electron Devices Meeting
DOI : 10.1109/IEDM.1980.189761
, [12] R. MAIMOUNI ''Hiérarchie des modèles du transistor MOS de puissance, 1988.
, [13] D. MONCOQUT ''Propriétés physiques et modélisation du transistor de puissance LDMOS, 1989.
, HASSANI ''A new accurate SPICE model for low-voltage power FLIMOSFETs, Semiconductor Science and Technology, vol.23, issue.4, 2008.
, A SPICE II subcircuit representation for power MOSFET'S using empirical methods, RCA Review, vol.46, pp.308-320, 1985.
, An accurate model for power DMOSFETs including interelectrode capacitances, IEEE Transactions on Power Electronics, vol.6, issue.2, pp.192-198, 1991.
DOI : 10.1109/63.76805
, Phénomène de « quasi-saturation » dans les transistors MOS, pp.1445-1450, 1980.
DOI : 10.1051/rphysap:019800015090144500
, Modelling and simulation of power MOSFETs and power diodes, PESC '88 Record., 19th Annual IEEE Power Electronics Specialists Conference, pp.76-83, 1988.
DOI : 10.1109/PESC.1988.18118
, Device level simulation for power converters, Proceedings, Fourth Annual IEEE Applied Power Electronics Conference and Exposition, pp.335-343, 1989.
DOI : 10.1109/APEC.1989.36984
, D??termination exp??rimentale des param??tres des transistors MOS, Revue de Physique Appliqu??e, vol.18, issue.8, pp.487-493, 1983.
DOI : 10.1051/rphysap:01983001808048700
, Méthodes Automatiques d'Acquisition des Caractéristiques Statiques et d'Identification des paramètres des transistors Métal-Oxyde-Semi-conducteur, 1980.
, Model requirements for simulation of low-voltage MOSFET in automotive applications, IEEE Transactions on Power Electronics, vol.21, issue.3, 2006.
DOI : 10.1109/TPEL.2006.872383
URL : https://hal.archives-ouvertes.fr/hal-00138878
, Empirical power MOSFET modeling: practical characterization and simulation implantation, Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344), pp.2425-2432, 2002.
DOI : 10.1109/IAS.2002.1042785
, NAPIERALSKA ''SPICE Model for TMOS Power MOSFETs'' Motorola application note, 1024.
, Intersil technology Peut être téléchargé à l'adresse suivante : http://www.intersil.com/data/an/an9539.pdf [32] K. SHENAI ''Interelectrode capacitance nonlinearities in Vertical power DMOSFETs, rej05g0001_pmf.pdf [31] Application note 9539, pp.31-280, 1991.
, la mobilité est gouvernée par les effets de " Coulomb Scattering " qui dominent dans les régions à faible champ électrique, et par les effets de " Surface Roughness Scattering
, Coulomb Scattering " et de Phonon Scattering " dans les régions à faible champ, et par les effets de " Surface Roughness Scattering " et de " Phonon Scattering " dans les régions à fort champ, c'est-à-dire en forte inversion
, Carrier mobilities in silicon empirically related to doping and field, Proc. IEEE, pp.2192-2193, 1967.
DOI : 10.1109/PROC.1967.6123
, A review of some charge transport properties of silicon, Solid-State Electronics, vol.20, issue.2, pp.77-89, 1977.
DOI : 10.1016/0038-1101(77)90054-5
, Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon, IEEE Transactions on Electron Devices, vol.30, issue.7, pp.764-769, 1983.
DOI : 10.1109/T-ED.1983.21207
, A mobility model for carriers in the MOS inversion layer, IEEE Transactions on Electron Devices, vol.30, issue.6, pp.658-663, 1983.
DOI : 10.1109/T-ED.1983.21185
, Electron and hole mobilities in silicon as a function of concentration and temperature, IEEE Transactions on Electron Devices, vol.29, issue.2, pp.292-295, 1982.
DOI : 10.1109/T-ED.1982.20698
, A unified mobility model for device simulation???II. Temperature dependence of carrier mobility and lifetime, Solid-State Electronics, vol.35, issue.7, pp.961-967, 1992.
DOI : 10.1016/0038-1101(92)90326-8
, Carrier mobilities in silicon semi-empirically related to temperature, doping and injection level, Solid-State Electronics, vol.24, issue.9, pp.821-824, 1981.
DOI : 10.1016/0038-1101(81)90097-6
, A physically based mobility model for numerical simulation of nonplanar devices, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.7, issue.11, pp.1164-1171, 1988.
DOI : 10.1109/43.9186
, Electron Mobility in Inversion and Accumulation layers on thermally Oxidized Silicon Surfaces, IEEE Transactions On Electron Devices, vol.27, issue.6, pp.671-683, 1980.
, A New Approach to Verify and Derive a Transverse-Field-Dependant Mobility Model for Electrons in MOS Inversion LayersEffect of junction Curvature on Breakdown Voltage in Semiconductors [13] S. SELBERHERR ''Analysis and Simulation of Semiconductor Devicess : Theory an ApplicationsIonisation Rates for Electrons and Holes in SiliconTemperature Dependence of Avalanche Multiplication in Semiconductor, IEEE Transactions On Electron Devices Solid-state ElectronicsPhysics of Semiconductor Devices'' Editions J. Wiley & Sons Physical Review Applied Physics Letters, vol.36, issue.9, pp.1117-1123, 1958.
, Measurement of the ionization rates in diffused silicon p-n junctions, Solid-State Electronics, vol.13, issue.5, pp.583-608, 1970.
DOI : 10.1016/0038-1101(70)90139-5
, FUNC Vy(Vds,Vgs) {Vgs-Vth(Vds)} .FUNC Us(Vds,Vgs) {U0, 1+THETA*Vy(Vds,Vgs))} .FUNC Vz(Vds,Vgs) {Vmax*L/Us