I. , V. De-c, . C. Galup-montoro-et-m, ]. Schneider, S. Acosta et al., 124 II, pp.128-133, 2002.

I. , P. De, and L. , 131 III.2 DEFINITION, 133 IV APPLICATION SUR DES CIRCUITS LINEAIRES, p.135

L. Majeur-dans-la-réutilisation, _. J. Tomas, Y. Bornat, S. Saighi, T. Levi et al., Design of a modular and mixed neuromimetic ASIC, 13th IEEE International Conference on Electronics, Circuits and Systems, pp.10-13, 2006.

T. Levi, N. Lewis, J. Tomas, and P. Fouillat, IP-Based Library for Analog Design Reuse, GDR SoC-SIP, pp.13-15, 2007.
DOI : 10.1117/12.721882
URL : https://hal.archives-ouvertes.fr/hal-00181424

T. Levi, Implantation sur Silicium en Technologie CMOS d'un Modèle de Neurones, Journées Nationales du Réseau Doctoral de Microélectronique, pp.10-12, 2005.

N. Lewis, Y. Bornat, L. Alvado, C. Lopez, A. Daouzli et al., PAX : un outil logiciel / matériel d'investigation pour les neurosciences computationnelles, NeuroComp, 1ère conférence française de Neurosciences Computationnelles, pp.171-188, 2006.

]. R. Castro-lopez, F. V. Fernandez, A. Rodriguez-vasquez, ]. R. Castro-lopez, F. V. Fernandez et al., Reusability methodology for mixed-signal IC designs at layout and schematic levels, Proceedings of Design of Circuits and Integrated Systems DCIS Generation of technology-independent retargetable analog blocks, Novembre Analog Integrated Circuits and Signal Processing, vol.33, pp.492-497, 2000.

. Vasquez, Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits, 2006.

G. Steyaert, W. Gielen, and . Sansen, CYCLONE : automated design and layout of RF LC-oscillators, Proceedings 37 ème IEEE Design Automation Conference, pp.11-14, 2000.

]. M. Dessouky, A. Kaiser, M. Louërat, and A. Greiner, Analog Design for, 2000.

C. Reuse and . Study, Very Low-voltage ?? Modulator, Europe. Conference, pp.353-360, 2000.

]. M. Dessouky, Conception en vue de la Réutilisation de Circuits Analogiques Application : Modulateur Delta-Sigma à très Faible Tension, Thèse, 2001.

V. Douence, Circuits et systèmes de modélisation analogique de neurones biologiques, Thèse, 2000.

]. K. Francken, P. Vancorenland, and G. Gielen, MySQL, Sams Developer's Library Contribution à l'intégration sur silicum de modèles analogiques de neurones biologiques, Thèse DAISY: a simulation-based high-level synthesis tool for ?? modulators, Proceedings ICCAD, pp.188-192, 1998.

]. S. Funaba, A. Kitagawa, T. Tsukada, and G. Yokomizo, A fast and accurate method of redesigning analog subcircuits for technology scaling, Proceedings of 1998 Asia and South Pacific Design Automation Conference, pp.299-307, 2000.
DOI : 10.1109/ASPDAC.1998.669532

M. C. Schneider, Resizing rules for the reuse of MOS analog design, Proceedings SBCCI 2000 : XIII Symposium on Integrated Circuits and Systems Design, pp.89-93, 2000.

M. C. Schneider and R. Coitinho, Scaling rules allow the reuse of MOS analog design, Microelectronic Systems Education, pp.8-9, 2001.

M. C. Schneider and R. Coitinho, Resizing Rules for MOS Analog-Design Reuse, IEEE Design and Test of Computer, vol.19, pp.50-58, 2002.

]. G. Gielen and R. A. Rutenbar, Computer-aided design of analog and mixed-signal integrated circuits, Proceedings of the IEEE, vol.88, issue.12, pp.1825-1854, 2000.
DOI : 10.1109/5.899053

]. B. Gilbert, Design for manufacture, Trade-offs in analog circuit design, 2002.

]. A. Ginés, E. Peralias, A. Rueda, N. Martinez, and R. Seepold, A mixed-signal design reuse methodology based on parametric behavioural models with non-ideal effects, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, pp.310-314, 2002.
DOI : 10.1109/DATE.2002.998290

]. R. Goering, A series on the Reuse Methodology Manual, 1999.

]. R. Goering, Un consortium promet de simplifier la réutilisation de l'IP dans les systèmes sur puce, EETIMES, vol.27, 2003.

]. R. Goering, True Circuits rolls out 65-nm analog IP, EETIMES, vol.1206, 2006.

W. Xiang, Analog IP testing: diagnosis and optimization, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.192-196, 2002.

]. S. Hamm-2004b, M. Hammouda, M. Dessouky, W. Tawfik, and . Badawy, A Fully Automated Approach for Analog Circuit Reuse, Proceedings System on chip for real time applications, pp.237-240, 2004.

R. Saleh and S. Mirabbasi, Ivanov, Analog IP design flow for SoC applications, Proceedings of the 2003 International Symposium ISCAS, pp.676-679, 2003.

]. P. Hasler, S. Kozoil, E. Farquhar, and A. Basu, Transistor channel dendrites implementing HMM classifiers, 2007 IEEE International Symposium on Circuits and Systems, pp.3359-3362, 2007.
DOI : 10.1109/ISCAS.2007.378287

]. N. Jangkrajarng, S. Bhattacharya, R. Hartono, and C. R. Shi, IPRAIL???intellectual property reuse-based analog IC layout automation, IPRAIL ? Intellectual Property Reuse-based Analog IC layout Automation, pp.237-262, 2003.
DOI : 10.1016/j.vlsi.2003.08.004

]. R. Jung, E. J. Brauer, and J. J. Abbas, Real-time interaction between a neuromorphic electronic circuit and the spinal cord, IEEE Transactions on Neural Systems and Rehabilitation Engineering, vol.9, issue.3, pp.319-326, 2001.
DOI : 10.1109/7333.948461

]. T. Karayiannis, J. Mades, T. Schneider, A. Windisch, and W. Ecker, Using XML for representation and visualization of elaborated VHDL-AMS models, Proceedings VHDL International Users Forum Fall Workshop, pp.83-87, 2000.
DOI : 10.1109/VIUF.2000.890273

]. R. Koch and F. Dielacher, E1 analog IP - stairway to SoC heaven?, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC., pp.1-2, 2003.
DOI : 10.1109/ISSCC.2003.1264002

]. T. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2003.
DOI : 10.1017/CBO9780511817281

]. Gal, Contribution à la prise en compte des contraintes des applications TDSI dans la synthèse de haut niveau, Thèse, 2005.

]. G. Lemasson, S. Renaud, and D. Debay, Feedback inhibition controls spike transfer in hybrid thalamic circuits, Nature, pp.4178-854, 2002.

]. T. Levi, N. Lewis, J. Tomas, and P. Fouillat, Scaling Rules For Mos Analog Design Reuse, Proceedings of the International Conference Mixed Design of Integrated Circuits and System, 2006. MIXDES 2006., pp.378-382, 2006.
DOI : 10.1109/MIXDES.2006.1706603
URL : https://hal.archives-ouvertes.fr/hal-00181379

]. Z. Li, L. Luo, and J. Yuan, A Study on Analog IP Blocks for Mixed-Signal SoC, Proceedings ASIC 2003, pp.564-567, 2003.

]. D. Liu, S. Sidiropoulos, and M. Horowitz, A framework for designing reusable analog circuits, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486), pp.375-380, 2003.
DOI : 10.1109/ICCAD.2003.1257805

]. S. Liu and R. Douglas, Temporal coding in a silicon network of integrateand-fire neurons, IEEE Transactions on Neural Networks, pp.1305-1314, 2001.

]. E. Malavasi and E. Charbon, Constraint transformation for IC physical design, IEEE Transactions on Semiconductor Manufacturing, vol.12, issue.4, pp.386-395, 1999.
DOI : 10.1109/66.806115

]. N. Martinez, E. Peralías, A. Acosta, and A. Rueda, Analog/Mixed-Signal IP modelling for design reuse, Proceedings DATE Conference 2001, 2001.

]. N. Martínez and R. Seepold, Virtual Component Reuse and Qualification for Digital and Analogue Design, System-on-Chip Methodologies & Design Languages, pp.307-316, 2001.

]. N. Martinez, R. Seepold, and A. Vörg, Definition of IP exchange formats, 2003.

]. M. Mahowald and R. Douglas, A silicon neuron, Nature, vol.354, issue.6354, pp.515-518, 1991.
DOI : 10.1038/354515a0

]. D. Mcgrath, British company's new tools promising analog reuse in days, EETIMES, vol.22, 2005.

M. Montón, O. Font, J. Joven, P. Garcia, L. Terés et al., XML specification and tools for automatic SoC generation, Proceedings Design of Circuits and Integrated Systems DCIS, pp.24-26, 1965.

M. and ]. G. Moore, Progress in digital integrated circuit, IEEE Int. Electron Devices Meeting Technology Digest, issue.11, 1975.

]. T. Najibi, Enabling analog-IP reuse: relating requirements to reality, Cadence Design Systems, D&R Industry Articles, 2003.

[. Connor, Systèmes sur puce physiquement hétérogènes:Méthodologies de conception et systèmes optiques d'interconnexion, Habilitation à diriger les recherches, 2005.

F. [. O-'connor, G. Tissafi-drissi, F. Révy, and . Gaffiot, UML/XML-based approach to hierarchical AMS synthesis, Proceedings FDL 2005, pp.27-30, 2005.

. Analog, SoC design that enables AMS design reuse and achieves full-custom, Proceedings Electronics Design Processes EDP 2002, pp.21-23, 2002.

]. S. Ohr and L. Marchant, PANEL: analog intellectual property: now? or never?, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324), pp.181-182, 2002.
DOI : 10.1109/DAC.2002.1012616

]. S. Ohr, Intérêt grandissant pour l'IP analogique, 2003.

]. F. Pêcheux, C. Lallement, and A. Vachoux, VHDL-AMS and Verilog-AMS as alternative hardware description languages for efficient modeling of multidiscipline systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.24, issue.2, 2005.
DOI : 10.1109/TCAD.2004.841071

]. M. Pelgrom, A. C. Duinmaijer, and A. P. Welbers, Matching properties of MOS transistors, IEEE Journal of Solid-State Circuits, vol.24, issue.5, pp.1433-1440, 1989.
DOI : 10.1109/JSSC.1989.572629

]. S. Renaud, G. Le-masson, L. Alvado, S. Saïghi, and J. Tomas, A neural simulation system based on biologically realistic electronic neurons, Information Sciences, vol.161, issue.1-2, pp.57-69, 2004.
DOI : 10.1016/j.ins.2003.03.007
URL : https://hal.archives-ouvertes.fr/hal-00203931

S. Renaud, J. Tomas, Y. Bornat, A. Daouzli, and S. Saïghi, Neuromimetic ICs with analog cores: an alternative for designing spiking neural networks, Proceedings of IEEE International Symposium on Circuits And Systems, pp.3355-3358, 2007.

]. R. Sanchez, Extraction method verifies IP functions, EETIMES, vol.2603, 2001.

]. S. Saïghi, Y. Bornat, J. Tomas, and S. Renaud, Neuromimetic ICs and system for parameters extraction in biological neuron models, 2006 IEEE International Symposium on Circuits and Systems, pp.4207-4210, 2006.
DOI : 10.1109/ISCAS.2006.1693557

]. A. Savio, L. Colalongo, and Z. M. Kovacs-vajna, Scaling rules and parameter tuning procedure for analog design reuse in technology migration, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), pp.117-120, 2004.
DOI : 10.1109/ISCAS.2004.1329472

]. A. Savio, L. Colalongo, and Z. M. Kovacs-vajna, Automatic Scaling Procedures for Analog Design Reuse, IEEE Transactions on Circuits and Systems I: Regular Papers, vol.53, issue.12, pp.2539-2547, 2006.
DOI : 10.1109/TCSI.2006.883849

]. J. Schemmel, D. Brüderle, K. Meier, and B. Ostendorf, Modeling Synaptic Plasticity within Networks of Highly Accelerated I&F Neurons, 2007 IEEE International Symposium on Circuits and Systems, pp.3367-3370, 2007.
DOI : 10.1109/ISCAS.2007.378289

]. A. Sedra and K. C. Smith, Microelectronic Circuits Third Edition, International Edition, 1991.

J. Neumann and . Haase, A Qualification Platform for Design Reuse, Proceedings 2002 International Symposium on Quality of Electronic Design, pp.18-20, 2002.

]. R. Singh, M. Sorensen, S. Deweerth, G. Cymbalyuk, and R. L. Calabrese, Analog IP re-use: concerns for " digitally-oriented " SoC designers, EETIMES 19 Using a hybrid neural system to reveal regulation of neuronal network activity by an intrinsic current, Journal of Neurosciences, vol.12, pp.5427-5438, 2004.

]. G. Van-der-plas, G. Debyser, F. Leyn, K. Lampaert, J. Vandenbussche et al., AMGIE-A synthesis environment for CMOS analog integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.20, issue.9, pp.1037-1058, 2001.
DOI : 10.1109/43.945301

]. J. Vandenbussche, G. Gielen, and M. Steyaert, Systematic design of analog IP blocks, 2003.
DOI : 10.1007/978-1-4757-3707-3

]. E. Vittoz, Future of analog in the VLSI environment, IEEE International Symposium on Circuits and Systems, pp.1372-1375, 1990.
DOI : 10.1109/ISCAS.1990.112386

]. R. Vogelstein, U. Malik, and G. Cauwenberghs, Silicon spike-based synaptic array and address-event transceiver, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), pp.385-388, 2004.
DOI : 10.1109/ISCAS.2004.1329585
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.329.5901

. Analog, Mixed-Signal VSI Extension Specification Version 2.2, VSI Alliance TM, 2001.

I. Description and D. , 180 II

D. De, C. Ip-ou, I. Ipcurrent_links, I. , I. Des et al., 182 II 183 II, 186 II.6 CONNEXIONS ENTRE LES DIFFERENTS MACRO-BLOCS OU IO_FINAL, p.187

C. Choix-du, création des requêtes et exploration de la base de données

. Flot-de-conception-analogique-et-mixte,-méthodologies-de-réutilisation and . Ip-ams, bibliothèque d'IPs, ingénierie neuromorphique, circuits intégrés mixtes, modélisation comportementale, redimensionnement, circuits intégrés neuromimétiques