E. O. Hammerstad, Equations for Microstrip Circuit Design Méthodes et outils de la conception amont pour les systèmes et les microsystèmes, 5th European Microwave Conference Thèse de Doctorat, pp.268-272, 1975.

. [. Honda, Measurement of ESD-gun radiated fields, 2007 29th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD), pp.323-327, 2007.
DOI : 10.1109/EOSESD.2007.4401770

Y. S. Huang and T. L. Wu, Numerical and Experimental Investigation of Noise Coupling Perturbed by ESD Currents on Printed Circuit Boards, IEEE International Sy mposiu m on Electromagnetic Compatibility, pp.43-47, 2003.

M. [. Jhan, V. Margraf, R. Habchi, and . Jacob, Quite Universal Circuit Simulator (Qucs) Technical Papers, 2005.

N. [. Lacrampe, M. Nolhier, and . Bafleur, Modélisation et caractérisation de pistes sur carte électronique avec la méthode TDR (Time Domain Reflectometry), 2005.

M. I. Montrose, Right angle corners on printed circuit board traces, time and frequency domain analysis, International Sy mposiu m on Electromagnetic Co mpatibility, pp.638-641, 1999.
DOI : 10.1109/elmagc.1999.801409

J. Quinet, Théorie et pratique des circuits de l'électronique et des amplificateurs : Tome III, 1967.

D. Smolyansky and S. Corey, PCB interconnect characterization from TDR measurements Calculation of Microstrip Discontinuity Inductances, Electronic Engineering IEEE Transactions on Microwave Theory and Techniques, vol.71, issue.23, pp.63-67, 1975.

C. Brian and . Wadell, Transmission Line Design Handbook, pp.0-89006, 1991.

A. Drewniak and . Shashindranath, Numerical Modeling of Electrostatic Discharge Generators, IEEE Transactions on Electromagnetic Compatibility, vol.45, issue.2, pp.258-271, 2003.

A. Alaeldine, N. Lacrampe, J. L. Levant, R. Perdriau, M. Ramdani et al., Efficiency of Embedded On-Chip EMI Protections to Continuous Harmonic and Fast Transient Pulses with Respect to Substrate Injection, 2007 IEEE International Symposium on Electromagnetic Compatibility, pp.1-5, 2007.
DOI : 10.1109/ISEMC.2007.161
URL : https://hal.archives-ouvertes.fr/hal-00239403

L. Courau, CESAME test chip circuit definition, 2001.

M. [. Delorme, J. Belleville, and . Chilo, Inductance and capacitance analytic formulas for VLSI interconnects, Electronics Letters, vol.32, issue.11, pp.996-997, 1996.
DOI : 10.1049/el:19960689

B. Gerbert-gaillard, EMI Modelling of IC core, toward a core model based on current evaluation and RC extraction, tomes 1 et 2, rapport de DEA, Institut des sciences et des technologies, 2001.

J. [. Han, D. Koo, D. Pommerenke, R. Beetner, and . Carlton, Experimental Investigation of the ESD Sensitivity of an 8-Bit Microcontroller, 2007 IEEE International Symposium on Electromagnetic Compatibility, pp.1-6, 2007.
DOI : 10.1109/ISEMC.2007.173

A. [. Lacrampe, F. Alaeldine, R. Caignet, M. Perdriau, N. Bafleur et al., Investigation on ESD Transient Immunity of Integrated Circuits, 2007 IEEE International Symposium on Electromagnetic Compatibility, pp.1-5, 2007.
DOI : 10.1109/ISEMC.2007.162

S. [. Vrignon, L. Bendhia, E. Courau, and . Sicard, CESAME : test chip for the validation of a parasitic emission prediction flow in 0.18µm CMOS technology, IEEE Symposium on Electromagnetic Compatibility, vol.2, pp.372-376, 2004.