-. , M. Singh, T. .. Et-macchiarulo, and .. , 142 A.5 Ordonnancement avec initialisation et partie périodique 142 A.6 Exemple motivant l'approche 144 A.7 Exemple illustrant le besoin de réseaux de communication plus complexes144 A.8 Relay Station -Casu, A.1 Latences d'interconnection en fonction des processus de fabrication123 A.2 Encapsulation 149 A.12 Implémentation RS FSM -Carloni . . . . . . . . . . . . . . . . . 150 A.13 Implémentation Shell RTL, p.151

L. Bibliographie-]-tochéou-amagbegnon, P. L. Besnard, and . Guernic, Implementation of the Data-flow synchronous language Signal, Proceedings PLDI'95, 1995.

F. Anceau, A synchronous approach for clocking VLSI systems, IEEE Journal of Solid-State Circuits, vol.17, issue.1, pp.51-56, 1982.
DOI : 10.1109/JSSC.1982.1051685

C. André, Use of the Behaviour Equivalence in Place-Transition Net Analysis, Selected Papers from the First and the Second European Workshop on Application and Theory of Petri Nets, pp.241-250, 1981.
DOI : 10.1007/978-3-642-68353-4_41

C. André, Representation and Analysis of Reactive Behaviors : A Synchronous Approach, Computational Engineering in Systems Applications, pp.19-29, 1996.

C. André, Comparaison des styles de programmation de langages synchrones, 2005.

A. Benveniste, P. L. Guernic, and C. Jacquemot, Synchronous programming with events and relations: the SIGNAL language and its semantics, Science of Computer Programming, vol.16, issue.2, pp.103-149, 1991.
DOI : 10.1016/0167-6423(91)90001-E

G. Berry and G. Gonthier, The Esterel synchronous programming language: design, semantics, implementation, Science of Computer Programming, vol.19, issue.2, pp.87-152, 1992.
DOI : 10.1016/0167-6423(92)90005-V

URL : https://hal.archives-ouvertes.fr/inria-00075711

G. Bilsen, M. Engels, R. Lauwereins, and J. Peperstraete, Cyclostatic dataflow, IEEE Transactions on Signal Processing, 1996.

J. Boucaron, R. De-simone, and J. Millo, Formal methods for scheduling of latency-insensitive designs, EURASIP Journal on Embedded SystemsArticle ID, vol.39161, issue.16, pp.10-115539161, 2007.
URL : https://hal.archives-ouvertes.fr/hal-00784464

J. Boucaron, J. Millo, R. , and S. , Another Glance at Relay Stations in Latency-Insensitive Design, FMGALS'05, 2005.
DOI : 10.1016/j.entcs.2005.05.035

J. Boucaron, J. Millo, R. , and S. , Latency insensitive design : Dynamic and static scheduling with proper formal devices, SAME 2006 Proceedings, 2006.

J. Boucaron, J. Millo, and R. Simone, Latencyinsensitive design and central repetitive scheduling. In Formal Methods and Models for Co-Design, MEMOCODE '06. Proc eedings. Fourth ACM and IEEE International Conference on, pp.175-183, 2006.
URL : https://hal.archives-ouvertes.fr/inria-00071374

F. Boussinot, R. De, and S. , The ESTEREL language, Proc. IEEE, pp.1293-1304, 1991.
DOI : 10.1109/5.97299

URL : https://hal.archives-ouvertes.fr/inria-00075075

J. T. Buck, Scheduling Dynamic Dataflow Graphs with Bounded Memory Using t he Token Flow Model, 1993.

J. Carlier and P. Chrétienne, Problème d'ordonnancement : modélisation , complexité, algorithmes, 1988.

P. Luca and . Carloni, The role of back-pressure in implementing latencyinsensitive systems, FMGALS 2005 Proceedings, pp.81-100, 2005.

P. Luca, K. L. Carloni, A. L. Mcmillan, and . Sangiovanni-vincentelli, Latency insensitive protocols, Proc. of the 11th Intl. Conf. on Computer-Aided Verification (CAV), p.12, 1999.

P. Luca, A. Carloni, and . Sangiovanni-vincentelli, Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuit, The Proceedings of the 16th Symposium on Integrated Circuits and System Design, 2003.

P. Luca, A. L. Carloni, and . Sangiovanni-vincentelli, Performance analysis and optimization of latency insensitive systems, Design Automation Conference, pp.361-367, 2000.

P. Luca, A. L. Carloni, and . Sangiovanni-vincentelli, Coping with Latency in SoC Design, IEEE Micro, vol.22, issue.5, pp.24-35, 2002.

P. Caspi and M. Pouzet, Synchronous Kahn Networks, ACM SIG- PLAN International Conference on Functional Programming, 1996.

P. Caspi and M. Pouzet, Lucid Synchrone, a functional extension of Lustre, 2000.

R. Mario, L. Casu, and . Macchiarulo, A Detailed Implementation of Latency Insensitive Protocols, FMGALS 2003 Proceedings, 2003.

R. Mario, L. Casu, and . Macchiarulo, A New Approach to Latency Insensitive Design, 2004.

R. Mario, L. Casu, and . Macchiarulo, Issues in implementing latency insensitive protocols, Design, Automation and Test in Europe Conference and Exhibition, 2004.

A. Chakraborty and M. R. Greenstreet, A Minimalist Source- Synchronous Interface, Proceedings of the 15th IEEE ASIC/SOC Conference, pp.443-447, 2002.

M. Daniel and . Chapiro, Globally-asynchronous locally synchronous systems, 1984.

T. Chelcea and S. M. Nowick, Robust interfaces for mixed-timing systems with application to latency-insensitive protocols, Proceedings of the 38th conference on Design automation , DAC '01, pp.21-26, 2001.
DOI : 10.1145/378239.378256

A. Cohen, M. Duranton, C. Eisenbeis, C. Pagetti, F. Plateau et al., N-synchronous kahn networks, POPL 2006 Proceedings, 2006.
URL : https://hal.archives-ouvertes.fr/hal-01257286

F. Commoner, A. W. Holt, S. Even, and A. Pnueli, Marked directed graphs, Journal of Computer and System Sciences, vol.5, issue.5, pp.511-523, 1971.
DOI : 10.1016/S0022-0000(71)80013-2

J. Cortadella, M. Kishinevsky, and B. Grundmann, Synthesis of synchronous elastic architectures, Proceedings of the 43rd annual conference on Design automation , DAC '06, pp.657-662, 2006.
DOI : 10.1145/1146909.1147077

A. Dasdan, Experimental analysis of the fastest optimum cycle ratio and mean algorithms, ACM Transactions on Design Automation of Electronic Systems, vol.9, issue.4, pp.385-418, 2004.
DOI : 10.1145/1027084.1027085

H. Vincent, G. R. Van-dongen, Q. Gao, and . Ning, A polynomial time method for optimal software pipelining Optimisation du contrôle et implantation en circuits de programmes ESTEREL, Proceedings of the Second Joint International Conference on Vector and Parallel Processing : Parallel Processing, pp.613-624, 1992.

G. Even, J. Naor, B. Schieber, and M. Sudan, Approximating minimum feedback sets and multi-cuts in directed graphs, 4th Int. Conf. on Integer Prog. and Combinatorial Optimization, number 920 in Lecture Notes in Computer Sciences, pp.14-28, 1995.
DOI : 10.1007/3-540-59408-6_38

H. Genrich, Das zollstationenproblem, 1969.

S. Golson, The human eco compiler, Synopsys Users Group Conference, 2004.

N. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, The synchronous data flow programming language LUSTRE, Proc. IEEE, pp.1305-1320, 1991.
DOI : 10.1109/5.97300

D. Harel, Statecharts: a visual formalism for complex systems, Science of Computer Programming, vol.8, issue.3, pp.231-274, 1987.
DOI : 10.1016/0167-6423(87)90035-9

K. Heninger, D. L. Parnas, J. E. Shore, and J. W. Kallander, Software requirements for the a-7e aircraft, Naval Research Lab, 1978.

K. L. Heninger, Specifying Software Requirements for Complex Systems: New Techniques and Their Application, IEEE Transactions on Software Engineering, vol.6, issue.1, pp.2-13, 1980.
DOI : 10.1109/TSE.1980.230208

C. A. Hoare, Communicating sequential processes, Communications of the ACM, vol.21, issue.8, pp.666-677, 1978.
DOI : 10.1145/359576.359585

G. Kahn, The semantics of a simple language for parallel programming, Inform. Process. 74 : Proc. IFIP Congr. 74, pp.471-475, 1974.

M. Kishinevsky, J. Cortadella, B. Grundmann, S. Krstic, and J. Leary, Synchronous Elastic Circuits, CSR, pp.3-5, 2006.
DOI : 10.1007/11753728_3

S. Ivan, E. G. Kourtev, and . Friedman, The VLSI Handbook, chapter 47 - System Timing, pp.47-48, 1999.

E. Lawler, Combinatorial Optimization : Network and Matroids, 1976.

A. Edward, D. G. Lee, and . Messerschmitt, Static scheduling of synchronous data flow programs for digital signal processing, pp.3624-3659, 1987.

A. Edward, D. G. Lee, and . Messerschmitt, Synchronous data flow, pp.1235-1245, 1987.

A. Edward, A. L. Lee, and . Sangiovanni-vincentelli, A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design, vol.17, issue.12, pp.1217-1229, 1998.

F. Maraninchi, Document d'Habilitation à Diriger des Recherches : Modélisation et validation des systèmes réactifs : un langage synchrone à base d'automates, pp.22-1997

F. Maraninchi and Y. Rémond, Argos: an automaton-based synchronous language, Computer Languages, vol.27, issue.1-3, pp.61-92, 2001.
DOI : 10.1016/S0096-0551(01)00016-9

URL : https://hal.archives-ouvertes.fr/hal-00273055

O. Marchetti, Dimensionnement des mémoires pour systèmes embarqués, 2006.

D. Matzke, Will physical scalability sabotage performance gains?, Computer, vol.30, issue.9, pp.37-39, 1997.
DOI : 10.1109/2.612245

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

F. Mignard, Compilation du langage ESTEREL en systèmes d'équations booléennes, 1994.

T. M. Parks, Bounded Scheduling of Process Networks, 1995.

P. Luca, K. L. Carloni, A. L. Mcmillan, and . Sangiovanni-vincentelli, Theory of Latency-Insensitive Design, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001.

P. Luca, K. L. Carloni, A. Mcmillan, A. L. Saldanha, and . Sangiovanni-vincentelli, A Methodology for Correct-by-Construction Latency Insensitive Design, THE BEST OF ICAD, 1999.

D. Potop-butucaru, Optimizations for faster simulation of Esterel programs, 2002.

C. Ramchandani, Analysis of Asynchronous Concurrent Systems by Timed Petri Net s, 1973.

R. François, . Boyer, Y. Aboulhamid, M. Savaria, R. Boyer-françois et al., Optimal Design of Synchronous Circuits Using Software Pipelining Optimal design of synchronous circuits using software pipelining techniques, Proceedings of the ICCD'98, pp.516-532, 1998.

R. Reiter, Scheduling Parallel Computations, Journal of the ACM, vol.15, issue.4, pp.590-599, 1968.
DOI : 10.1145/321479.321485

V. Roy, R. De, and S. , Auto/autograph, CAV '90 : Proceedings of the 2nd International Workshop on Computer Aided Verification, pp.65-75, 1991.
DOI : 10.1007/bf00121126

C. Sheng, Synchronous latency insensitive design in fpga, 2005.

S. Suhaib, D. Mathaikutty, D. Berner, and S. Shukla, Validating families of latency insensitive protocols Special Issue on Simulation-Based Validation, IEEE Transactions on Computers (TCOMP), issue.11, pp.551391-1401, 2006.

S. Suhaib, D. Mathaikutty, S. Shukla, D. Berner, and J. Talpin, A Functional Programming Framework for Latency Insensitive Protocol Validation, Proceedings of the Second Workshop on Globally Asynchronous, Locally Synchronous Design, pp.169-188, 2005.
DOI : 10.1016/j.entcs.2005.05.041

C. Svensson, Synchronous latency insensitive design, 10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings., 2004.
DOI : 10.1109/ASYNC.2004.1299282

D. Sylvester and K. Keutzer, Getting to the bottom of deep submicron, Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design , ICCAD '98, 1998.
DOI : 10.1145/288548.288614

O. Tardieu, Loops in esterel, ACM Transactions on Embedded Computing Systems, vol.4, issue.4, 2004.
DOI : 10.1145/1113830.1113832

URL : https://hal.archives-ouvertes.fr/pastel-00001336

T. Horia-alexandru, Analyse constructive et optimisation séquentielle des circuits générés à partir du langage synchrone réactif ESTEREL, 1997.

. Il-existe-aussi-une-variante-asynchrone, 48] et dont l'implantation compositionnelle est plus efficace en terme de surface que le LID, les résultats théoriques sont de la même nature