. A. Bibliographie-[-amer95-]-e, Amerasekera and C. Duvvury: ESD in silicon integrated circuits, 1995.

. [. Baliga, Arora: High-field electron mobility and temperature in bulk semiconductors, Physical Review B Condensed Matter, vol.30, issue.12BALI96, pp.7297-7305, 1984.

]. G. Bert01a and . Bertrand, Conception et modélisation électrique de structures de protection contre les décharges électrostatiques en technologies BiCMOS et CMOS analogique, Thèse de l'Institut National des Sciences Appliquées, 2001.

]. G. Bert01b, C. Bertrand, M. Delage, N. Bafleur, J. M. Nolhier et al., Analysis and compact modeling of a vertical grounded-base n-p-n bipolar transistor used as ESD protection in a smart power technology, Besse: Tenue en énergie de structures LDMOS avancées de puissance intégrée dans les domaines temporels de la nanoseconde à la milliseconde Thèse de l'Université Paul Sabatier, pp.1373-81, 2001.

M. [. Besse, N. Zecri, M. Nolhier, Y. Bafleur, and . Chung, Investigations for a selfprotected LDMOS under ESD stress through geometry and design considerations for automotive applications, Electrical Overstress/Electrostatic Discharge Symposium, pp.348-353, 2002.

. [. Charitat, Modélisation et réalisation de composants planar haute-tension, Thèse d'Etat de l, 1990.

. [. Choo, Theory of a forward-biased diffused-junction P-L-N rectifier. I. Exact numerical solutions, IEEE Transactions on Electron Devices, vol.19, pp.8-954, 1972.

D. [. Chung, Y. L. Ming, J. Chung, L. Ko, . Lindabr98-]-s et al., A new on-chip ESD protection circuit with dual parasitic SCR structures for CMOS VLSI, IEEE Custom Integrated Circuits Conference, 1991.

]. C. Dela99a and . Delage, Etude et conception de structures de protection contre les décharges électrostatiques en technologie BicMOS de puissance, Thèse de l'Institut National Polytechnique de Toulouse, 1999.

]. C. Dela99b, N. Delage, M. Nolhier, J. M. Bafleur, J. Dorkel et al., Mirrored lateral SCR (MILSCR) as an ESD protection structure: design and optimization using 2-D device simulation, IEEE Journal of Solid State Circuits, vol.34, pp.9-1283, 1999.

F. Andreini, G. Salhi, W. Fotheringham, and H. John, Electrical characterisation of a power SO-package in the context of electrostatic discharge, IEEE International Symposium on Electromagnetic Compatibility (EMC), pp.1324-1357, 2003.

[. Esmark, H. Gossner, and W. Stadler, 2-1999 Electrostatic Discharge Sensitivity Testing? Machine Model (MM) Component Level Advanced simulation methods for ESD protection development, 1999.

W. [. Esmark, M. Stadler, H. Wendel, X. Gossner, W. Guggenmos et al., Advanced 2D/3D ESD device simulation ??? a powerful tool already used in a pre-Si phase, Microelectronics Reliability, vol.41, issue.11, pp.1761-70, 2001.
DOI : 10.1016/S0026-2714(01)00032-4

. Lewis, Study of the impact of multiple ESD stresses, pp.35-38, 2004.

N. [. Etherton, J. Qu, W. Willemen, S. Wilkening, M. Mettler et al., Study of CDM Specific Effects for a Smart Power Input Protection Structure The high current limit for semiconductor junction devices, Institute of Radio Engineers Experimental and 3D simulation correlation of a gg-nMOS transistor under high current pulse: Experimental measurements and 3D simulation of the parasitic lateral bipolar transistor triggering within a single finger gg-nMOS under ESD, Charitat, P. Labie, P. Granadel, A. Nezar and P. Rossel: Le logiciel BIDIM2. Principe, utilisation, exemples d'application, pp.107-123, 1957.

M. [. Gieser and . Haunschild, Very fast transmission line pulsing of integrated structures and the charged device model, International Conference on VLSI Design, pp.278-85, 1998.
DOI : 10.1109/3476.739177

F. [. Graf, K. Zangl, W. Esmark, W. Schwencker, H. Stadler et al., Impact of layer thickness variations of SOI wafer on ESD robustness, p.79

G. , E. Grund, and R. Gauthier, VF-TLP Systems Using TDT and TDRT for Kelvin Wafer Measurements and Package Level Testing, Symposium EOS/ESD Symposium, pp.116-121, 2003.

D. [. Guitard, M. Tremouilles, L. Bafleur, L. Escotte, P. Bary et al., Low frequency noise measurements for ESD latent defect detection in high reliability applications, Microelectronics Reliability, vol.44, pp.9-11, 2004.

D. [. Guitard, N. Tremouilles, M. Mauran, N. Bafleur, and . Nolhier, Méthodologies d'analyse des signatures de défaillance de circuits intégrés électriquement stressés, 2003.

M. Hannemann, A. S. Amerasekera, J. Hong, K. Kim, K. G. Yoo et al., Two-dimensional electrothermal simulations and design of electrostatic discharge protection circuit Comprehensive ESD protection for RF inputs Microelectronics ReliabilityIEC02A] IEC: IEC 61340-3-1 Ed. 1.0 b:2002 Electrostatics -Part 3-1: Methods for simulation of electrostatic effects -Human body model (HBM) -Component testing Electrostatics -Part 3-2: Methods for simulation of electrostatic effects -Machine model (MM) -Component testing: On the common-emitter breakdown voltage of bipolar junction transistors Accurate wafer-level measurement of ESD protection device turn-on using a modified very fast transmission-line pulse system, Quality and Reliability Engineering InternationalIEC01] IEC: Electromagnetic Compatibility (EMC) ? Part 4-2: Testing and Measurement Techniques ? Electrostatic Discharge Immunity Test IEEE: Norme 1076.1.1 VHDL Analog and Mixed-Signal ExtensionsITRS01] ITRS: Roadmap International Technology Roadmap for SemiconductorsJEDE00] JEDEC: JESD22-A114-B: Electrostatic Discharge Sensitivity Testing Human Body Model Proceedings of IEEE Ker: ESD Protection Design for Giga-Hz RF CMOS LNA with Novel Impedance-Isolation Technique, EOS/ESD Symposium, pp.255-264, 1967.

H. [. Ker and . Chang, How to safely apply the LVTSCR for CMOS whole-chip ESD protection without being accidentally triggered on EOS, ESD Symposium, pp.72-85, 1998.

. [. Kirk, A theory of transistor cutoff frequency (ft) falloff at high current densitie Unified apparent bandgap narrowing in n-and p-type silicon, IEEE Transactions on electron devices Solid State Electronics, vol.9, issue.2, pp.164-174, 1962.

C. [. Kolzer, A. Boit, G. Dallmann, J. Deboy, D. Otto et al., Quantitative emission microscopy Avalanche multiplication in semiconductors: a modification of Chynoweth's law Groeseneken: A 1.3dB NF CMOS LNA for GPS with 3kV HBM ESD-Protection, European Solid-State Circuits Conference, Journal of Applied Physics Solid State Electronics, vol.71, issue.41, pp.23-41, 1991.

S. [. Lombardi, A. Manzini, M. Saporito, and . Vanzi, A physically based mobility model for numerical simulation of nonplanar devices, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.7, issue.11, pp.1164-71, 1988.
DOI : 10.1109/43.9186

S. [. Maloney and . Dabral, Novel Clamp Circuits for IC Power Supply Protection, EOS/ESD Symposium, pp.1-12, 1995.

N. [. Maloney, . Khuranamase83-]-g, M. Masetti, S. Severi, and . Solmi, Transmission line pulsing techniques for circuit modeling of ESD phenomena Modeling of carrier mobility against carrier concentration in arsenic-, phosphorus-, and boron-doped silicon, MAUR03] N. Mauran: Conception et réalisation d'un banc de caractérisation sous pointes pour mesures impulsionnelles haute énergie Thèse du Centre National des Arts et Métiers, pp.49-54, 1983.

. Kumar, Active-source-pump (ASP) technique for ESD design window expansion and ultra-thin gate oxide protection in sub-90nm technologies Miller: Ionization rates for holes ans electrons in silicon, IEEE Custom Integrated Circuits Conference Physical Review B Condensed Matter, vol.105, pp.251-255, 1957.

C. Musshoff, H. Wolf, H. Gieser, P. Egger, X. Guggenmosnage75-]-t et al., Risetime effects of HBM and square pulses on the failure thresholds of GGNMOS-transistors SPICE: A Computer Program to Simulate Semiconductor Circuits, Rapport de l Couplage physique/circuits pour la simulation "2D mixed mode" d'un événement ESD, 3ème Colloque sur le Traitement Analogique de l'Information du Signal et ses Applications Rossel: Power 2D: dedicated tool for two-dimensional simulation of off-state power structures, MOS structures, pp.5-6, 1975.

C. [. Okuto, . V. Crowellover70-]-r, H. D. Overstraeten, . Pint84-]-m, C. Pinto et al., Threshold energy effects on avalanche breakdown voltage in semiconductor junction Man: Measurement of the ionization rates in diffused Silicon p-n junctions PISCES-II -Poisson and Continuity Equation Solver, Groos and M. Stecher: Moving current filaments in ESD protection devices and their relation to electrical characteristics, pp.161-68, 1970.

E. [. Cdm-esd and . Symposium, Reiner: Latent gate oxide defects caused by Russ: ESD protection devices for CMOS technologies: processing impact, modeling and testing issues, pp.311-332, 1995.

]. C. Sala05a and . Salamero, Prédiction de la robustesse des structures de protections ESD, Thèse de l, 2005.

]. C. Sala05b, N. Salamero, M. Nolhier, P. Bafleur, . P. Besseshri05-]-k et al., Accurate prediction of the ESD robustness of semiconductor devices through physical simulation Esd protection devices and methods of making same using standard manufacturing processes Bandgap narrowing in silicon bipolar transistors, The Impact of Substrate Resistivity on ESD Protection Devices, pp.106-117, 1977.

]. M. Sowa05b, P. C. Sowariraj, S. M. De-jong, T. Cora, A. J. Smedes et al., Significance of including substrate capacitance in the full chip circuit model of ICs under CDM stress Does the ESDfailure current obtained by transmission-line pulsing always correlate to human body model tests? EOS/ESD Symposium, Thèse de l'Institut ETHSZE81] S. M. Sze: Physics of Semiconductor Devices, pp.608-618, 1981.

]. D. Trem04a and . Tremouilles, Optimisation et modélisation de protection intégrées contre les décharges électrostatique, par l'analyse de la physique mise en jeu, Thèse de l'Institut National des Sciences Appliquées de Toulouse, 2004.

]. D. Trem04b, M. Tremouilles, G. Bafleur, N. Bertrand, N. Nolhier et al., Latch-up ring design guidelines to improve electrostatic discharge (ESD) protection scheme efficiency, IEEE Journal of Solid State Circuits, vol.39, pp.10-1778, 2004.

G. [. Tremouilles, M. Bertrand, N. Bafleur, L. Nolhier, and . Lescouzeres, Design guidelines to achieve a very high ESD robustness in a self-biased NPN, EOS/ESD Symposium, pp.281-288
URL : https://hal.archives-ouvertes.fr/hal-00383352

. [. Vandamme, Noise as a diagnostic tool for quality and reliability of electronic devices, IEEE Transactions on Electron Devices, vol.41, issue.11, pp.11-2176, 1994.
DOI : 10.1109/16.333839

M. [. Vashchenko, . A. Beekvash03-]-v, A. Vashchenko, M. Concannon, P. Ter-beek et al., ESD proection window targeting using LDMOS- SCR devices wil pwell-nwell super-junction Quasi-3D simulation approach for comparative evaluation of triggering ESD protection structures, Influence of tester, test method, and device type on CDM ESD testing, IEEE Transactions on Components, Packaging, and Manufacturing Technology, pp.612-616, 1995.

J. [. Vinson, . E. Liouvins98-]-j, J. J. Vinson, and . Liou, Electrostatic discharge in semiconductor devices: overview of circuit protection techniques Electrostatic discharge in semiconductor devices: an overview Wilkening: Capacitively coupled transmission line pulsing cc-TLP -a traceable and reproducible stress method in the CDM-domain, Gieser and W. Wilkening: Analyzing the switching behavior of ESDprotection transistors by very fast transmission line pulsing, EOS/ESD Symposium, pp.5-8, 1998.

P. [. Wu, E. Juliano, M. Rosenbaum, P. Zecri, N. Besse et al., Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions Arrangement and method for ESD protection, EOS/ESD Symposium Nolhier and M. Bafleur: Integrated energy clamp for Power MOS Devices, pp.287-95, 2000.

N. Guitard, F. Essely, D. Tremouilles, M. Bafleur, N. Nolhier et al., Pouget and D. Lewis Different Failure signatures of multiple TLP and HBM Stresses in an ESD robust protection structure Microelectronics Reliability, Liste des publications Revues scientifiques R1, pp.9-11, 2005.

R. N. Guitard, D. Tremouilles, M. Bafleur, L. Escotte, L. Bary et al., Nolhier and R. Reynarojas Low frequency noise measurements for ESD latent defect detection in high reliability applications Microelectronics Reliability, pp.9-11, 2004.

R. M. Zecri, P. Besse, P. Givelin, M. Nayrolles, and M. , Bafleur and N. Nolhier Determination of the ESD failure cause through its signature Microelectronics Reliability, pp.9-11, 2003.

R. D. Tremouilles, M. Bafleur, G. Bertrand, N. Nolhier, and N. , Latch-up ring design guidelines to improve electrostatic discharge (ESD) protection scheme efficiency, IEEE Journal of Solid-State Circuits, vol.39, issue.10, pp.1778-1782, 2003.
DOI : 10.1109/JSSC.2004.833764

R. G. Bertrand, C. Delage, M. Bafleur, N. Nolhier, J. M. Dorkel et al., Analysis and compact modeling of a vertical grounded-base n-p-n bipolar transistor used as ESD protection in a smart power technology, IEEE Journal of Solid-State Circuits, vol.36, issue.9, pp.1373-1381, 2001.
DOI : 10.1109/4.944666

R. K. Kassmi, N. Nolhier, P. Rossel, H. Tranduc, P. Kouakou et al., PSPICE model of the power LDMOS transistor for radio frequency applications in the 1.8 - 2.2 GHz Band, The European Physical Journal Applied Physics, vol.5, issue.2, pp.171-178, 1999.
DOI : 10.1051/epjap:1999126

R. C. Delage, N. Nolhier, M. Bafleur, J. M. Dorkel, J. Hamid et al., The mirrored lateral SCR (MILSCR) as an ESD protection structure: design and optimization using 2-D device simulation, IEEE Journal of Solid-State Circuits, vol.34, issue.9, pp.1283-1289, 1999.
DOI : 10.1109/4.782089

R. , J. M. Dilhac, N. Nolhier, and C. , Ganibal and C. Zanchi Thermal modeling of a wafer in a rapid thermal processor, IEEE Transactions on Semiconductor Manufacturing, vol.8, issue.4, pp.432-439, 1995.

R. N. Nolhier, E. Stefanov, G. Charitat, and P. , POWER 2D: A DEDICATED TOOL FOR TWO???DIMENSIONAL SIMULATIONS OF OFF???STATE POWER STRUCTURES, COMPEL - The international journal for computation and mathematics in electrical and electronic engineering, vol.13, issue.4, pp.771-783, 1994.
DOI : 10.1108/eb051894

R. , J. M. Dilhac, C. Ganibal, N. Nolhier, P. B. Moynagh et al., Rosser In-process control of silicide formation during rapid thermal processing, Applied surface science, vol.63, pp.1-4, 1993.

R. , J. M. Dilhac, C. Ganibal, N. Nolhier, and B. , Rousset Ge thin-film melting point detection for optical pyrometer calibration in a rapid thermal processor Review of scientific instruments, pp.188-190, 1992.

R. , J. M. Dilhac, C. Ganibal, N. Nolhier, P. B. Moynagh et al., Rosser In-process control of Co silicide formation by, RTA Microelectronic Engineering, vol.19, pp.1-4, 1992.

R. , J. M. Dilhac, C. Ganibal, and J. , Bordeneuve and N. Nolhier Temperature control in a rapid thermal processor, IEEE Transactions on Electron Devices, vol.39, issue.1, pp.201-203, 1992.

B. M. Zecri and P. , Besse and N. Nolhier Arrangement and method for ESD protection European Patent N°02292111

C. , C. C. Salamero, N. Nolhier, M. Bafleur, and M. , Zecri Efficient TCAD methodology for ESD failure current prediction of smart power ESD protection, IEEE International Symposium on Power Semiconductor Devices and Integrated Circuits, 2005.

C. Salamero, N. Nolhier, M. Bafleur, and P. Besse, Accurate prediction of the ESD robustness of semiconductor devices through physical simulation IEEE International Reliability Physics Symposium, pp.106-117, 2005.

C. N. Guitard, D. Tremouilles, M. Bafleur, L. Escotte, L. Bary et al., Nolhier and R. Reynarojas Low frequency noise measurements for ESD latent defect detection in high reliability applications 15th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 2004.

C. M. Zecri, P. Besse, P. Givelin, M. Nayrolles, and M. , Bafleur and N. Nolhier Determination of the ESD failure cause through its signature 14th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, 2003.

C. D. Tremouilles, M. Bafleur, G. Bertrand, N. Nolhier, and N. , Mauran and L. Lescouzeres Solving ESD protection latchup guard rings issue during electrostatic discharge (ESD) events IEEE, BiCMOS Circuits and Technology Meeting, pp.137-177, 2003.

C. D. Tremouilles, G. Bertrand, M. Bafleur, and N. , Nolhier and L. Lescouzeres Design guidelines to achieve a very high ESD robustness in a self-biased NPN 24th Electrical Overstress, Electrostatic Discharge Symposium, pp.281-88, 2002.

C. P. Besse, M. Zecri, N. Nolhier, and M. , Bafleur and Y. Chung Investigations for a self-protected LDMOS under ESD stress through geometry and design considerations for automotive applications 24th Electrical Overstress, Electrostatic Discharge Symposium, pp.348-53, 2002.

C. G. Bertrand, C. Delage, M. Bafleur, N. Nolhier, J. M. Dorkel et al., Mauran and P. Perdu Analysis and compact modeling of a vertical grounded-base NPN bipolar transistor used as an ESD protection in a smart power technology BIPOLAR/BiCMOS Circuits and Technology Meeting, pp.224-251, 2000.

C. C. Delage, N. Nolhier, M. Bafleur, J. M. Dorkel, J. Hamid et al., Kwang The Mirrored Lateral SCR (MILSCR) as an ESD protection structure for smart power applications Bipolar, BiCMOS Circuits and Technology Meeting, pp.191-195, 1998.

C. E. Stefanov, G. Charitat, and N. , Nolhier and P. Rossel Transient behaviour of isolation architectures, smart power integrated circuits European Conference on Power Electronics and Applications, pp.36-41, 1997.

C. E. Stefanov, G. Charitat, and N. , Nolhier and P. Spiesser A fast and efficient simulation tool for the voltage handling capability of high-voltage devices, Materials Research Society Symposium, pp.363-68, 1997.

C. N. Nolhier, G. Charitat, D. Zerrouk, and P. , Rossel Self-shielded high voltage SOI structures for HVICs International Semiconductor Conference CAS'96, pp.267-70, 1996.
DOI : 10.1109/smicnd.1996.557368

C. G. Charitat, P. Rossel, and N. , Nolhier and D. Zerrouk Self-shielding phenomenon in VDMOS transistors International Seminar on Power Semiconductors, pp.113-133, 1994.

C. , J. M. Dilhac, and N. , Nolhier and C. Ganibal Physical modelling for uniformity control of rapid thermal processes Proceedings of IEEE Systems Man and Cybernetics Conference, pp.7-12, 1993.

N. N. Congrés-nationaux, D. Guitard, M. Tremouilles, L. Bafleur, L. Escotte et al., Nolhier and R. Reynarojas Potentialities of low frequency noise measurement as ESD latent defect detection for high reliability applications, Workshop EOS/ESD/EMI, 2004.

N. D. Tremouilles, N. Guitard, M. Bafleur, and N. , Nolhier and L. Lescouzeres TLP and photo emission coupling, a powerful tool for study of ESD protection strategy Workshop EOS, 2002.

N. N. Nolhier, M. Bafleur, P. Besse, M. Zecri, and L. Bertolini, Couplage physique/circuits pour la simulation "2D mixed mode" d'un événement ESD 3ème Colloque sur le Traitement Analogique de l'Information du Signal et ses Applications, p.5, 2002.

N. P. Besse, N. Nolhier, M. Bafleur, and M. , Zecri Methodology and simulation tools to understand the electrical phenomena over a smart power device and during an ESD event Workshop EOS, 2002.