]. T. Bibliographie1, . Skotnicki, and . Arora, Transistor MOS et sa technologie de fabrication MOSFET models for VLSI circuit simulation: theory and practice, Techniques de l'Ingénieur, 1993.

C. Liu, T. Hsieh-]-e, P. Vandamme, L. Jansen, . Deferm-]-b et al., Analytic Modeling the subthreshold swing in MOSFETs Three-dimensional analytical subthreshold models for bulk MOSFETs A three-piece model of channel length modulation in submicrometer MOSFETs Intel Research web site ITRS (International Technology Roadmap for Semiconductors) web site Study of the manufacturing feasibility of 1.5nm direct-tunneling gate oxide MOSFET's: Uniformity, reliability, and dopant penetration of the gate oxide Ultrathin hafnium oxide with low leakage and excellent reliability for alternative gate dielectric application Ultra large scale integrated microelectronics A simple and unambiguous definition of threshold voltage and its implications in deep-submicron MOS device modeling, MOSFET IEDM'99 Tech. Digest, pp.1707-1710, 1988.

W. Henson, N. Yang, and S. Kubicek, Analysis of leakage currents and impact on off-state power consumption for CMOS technology in the 100nm regime A physical model for boron penetration through thin gate oxides from p+ polysilicon gates Boron diffusion and penetration in ultrathin oxide with poly-Si gate, IEEE Transactions on Electron Devices IEEE Electron Device Letters IEEE Electron Device Letters, vol.47, issue.19 816, pp.1393-1400, 1990.

T. Aoyama, K. Suzuki, and H. Tashiro, Flatband voltage shift in PMOS devices caused by carrier activation in p+-polycrystalline silicon and by boron penetration Random dopant induced threshold voltage lowering and fluctuations in sub-0.1µm MOSFET's: A 3-D (atomistic) simulation study Short-range and longrange Coulomb interactions for 3D Monte Carlo device simulation with discrete impurity distribution, Self-consistent 2-D models for quantum effects in NMOS transistors, pp.473-480, 1920.

J. Villanueva, P. Casinello, and J. Banqueri, Effects of the inversion layer centroid on MOSFET behaviour Quantum effects upon drain current in a biased MOSFET Analysis of the MOSFET based on the self-consistent solution to the Schrödinger and Poisson equations and on the local mobility model, IEEE Transactions on Electron Devices IEEE Transactions on Electron Devices IEEE Transactions on Electron Devices, vol.44, issue.45 623, pp.2213-2221, 1915.

M. Vandort, P. Woerlee, and A. Walker, A simple model for quantisation effects in heavily-doped silicon MOSFETs at inversion conditions, Solid-State Electronics, vol.37, issue.3, pp.411-414, 1994.
DOI : 10.1016/0038-1101(94)90005-1

E. Cassan, S. Galdin, and P. Hesto, Semiclassical and wave mechanical modeling of charge control and direct tunneling leakage in MOS and H-MOS devices with ultra-thin oxides, Architecture avancées des transistors FinFETs : Réalisation, caractérisation et modélisation Thèse INP Grenoble, pp.715-72139, 2001.
DOI : 10.1109/16.915702

Z. Ren, R. Venugopal, and S. Datta, The ballistic nanotransistor: A simulation study Electrical characterization of silicon-on-insulator materials and devices Silicon-on-insulator technology: Materials to VLSI Moore's law governs the silicon revolution, Proc. IEEE, pp.715-718, 1995.

F. Balestra, M. Benachir, and J. Brini, Analytical models of subthreshold swing and threshold voltage for thin- and ultra-thin-film SOI MOSFETs, IEEE Transactions on Electron Devices, vol.37, issue.11, pp.2303-2311, 1990.
DOI : 10.1109/16.62293

M. Jurczak, T. Skotnicki, and M. Paoli, Silicon-on-Nothing (SON)-an innovative process for advanced CMOS, IEEE Transactions on Electron Devices, vol.47, issue.11, pp.2179-2187, 2000.
DOI : 10.1109/16.877181

. Tech, ]. S. Digest, P. Harrison, A. Coronel, and . Cros, Poly-gate replacement through contact hole (PRETCH): A new method for High-K/Metal gate and multi-oxide implementation on chip, pp.645-648, 2001.

O. Tintori-]-j-h, Z. Rhew, M. Ren, and . Lundstrom, A numerical study of ballistic transport in a nanoscale MOSFET Coupling between 2D and quantum confinement effects in ultra-short channel double-gate MOSFETs, Modélisation et simulation des transistors Double-Grille : du dispositif au circuit intégré Thèse de docteur de l'université, pp.1899-1906, 2001.

]. T. Bibliographie1, Y. Sekigawa, ]. J. Hayashi, and . Widiez, Calculated threshold voltage characteristics of an XMOS transistor having an additional bottom gate «Expérimental gate misalignment analysis on double-gate SOI MOSFETs Bonded planar double-metal-gate NMOS transistors down to 10nm « Étude par simulation Monte-Carlo d'architectures de MOSFET ultracourts à grille multiple sur SOI High-performance symmetric-gate and CMOS compatible Vth asymmetric-gate FinFET devices Improved independent gate N-Type FinFET fabrication and characterization, Proceedings IEEE International SOI Conference Thèse de Doctorat Proc. IEDM, pp.827-828, 1984.

F. Dauge, Coupling effects and channels separation in FinFETs Recent developments in deca-nanometer vertical MOSFETs Microelectronics Engineering The vertical replacement-gate (VRG) MOSFET Semiconductor Industry Association The international roadmap for semiconductors, web site http: //www.semichips.org Silicon-on-insulator technology: Materials to VLSI ISBN 1-4020- 77734 Analysis of conduction in fully-depleted SOI MOSFETs H T Scaling the Si MOSFET: from bulk to SOI to bulkT H SOI Devices for Sub-0.1µm Gate Lengths Scaling theory for double-gate SOI MOSFETs Double-gate Silicon-on-Insulator transistor with volume inversion: a new device with greatly enhanced performance Modeling of ultrathin double-gate nMOS/SOI transistors, Impacts of nonrectangular Fin cross section on the electrical characteristics of FinFET 3P rd P edition Proc. IEEE Proc. 23rd Int. Conf. On Microelectronics Characteristics of nMOS/GAA (Gate-All- Around) transistors near threshold Proc. ESSDERC'92, Microelectronics Engineering, pp.535-542, 1987.

P. Francis, A. Terao, D. Flandre, and F. Van-de-wiele, Weak inversion models for nMOS Gate-All-Around (GAA) devices, Proc. ESSDERC'93, Editions Frontières, pp.621-623, 1993.

P. Francis, A. Terao, and D. Flandre, Moderate inversion models for nMOS Gate- All-Around (GAA) devices Ritzenthaler, « Architectures avancées des transistors FinFETs : Réalisation, caractérisation et modélisation Modeling of transconductance degradation and threshold voltage in thin oxide MOSFETs Measurement of threshold voltages of thin-film accumulation-modePMOS/SOI transistors, Prégaldiny, « Étude et modélisation du comportement électrique des transistors MOS fortement submicroniques» Thèse de Doctorat Thèse de Doctorat, Institut National Polytechnique de Grenoble, pp.171-176, 1987.

E. Rauly, B. Iniguez, and D. Flandre, Investigation of single and double-gate SOI MOSFETs in accumulation mode for enhanced performances and reduced technological drawbacks Corner effect in multiple-gate SOI MOSFETs MOSFET models for VLSI circuit simulation. Theory and practice, Proc. ESSDERC'00 Proc. of the IEEE International SOI Conference, pp.540-543, 1993.

M. Bucher and K. Kim, transistor MOSFET : Etudes, modélisation, et applications dans les S.O.C », habilitation à diriger des recherches Operation and modeling of the MOS transistor Process/physics-based threshold voltage model for nano-scaled double-gate devices, Analytical MOS transistor modelling for analog circuit simulation, pp.139-148, 1999.

L. Ge, J. G. Si-film, D. Mosfets, J. G. Fossum, L. Ge et al., Speed superiority of scaled double-gate CMOS Modeling and significance of fringe capacitance in nonclassical CMOS devices with gate?source/drain underlap A review of core compact models for undoped double-gate SOI MOSFETs Rigorous analytic solution for the drain?current of undoped symmetric dual-gate MOSFETs, Modélisation analytique de transistors double grille à effet de champ en technologie sub-45nm Thèse de l'INP Grenoble Solid-State Electronics, pp.287-294, 2002.

Y. Taur, X. Liang, and W. Wang, A Continuous, Analytic Drain-Current Model for DG MOSFETs, IEEE Electron Device Letters, vol.25, issue.2, pp.107-109, 2004.
DOI : 10.1109/LED.2003.822661

C. Bibliographie, . Lallement, . Le, . Etudes, S. O. Applications-dans-les et al., A compact double?gate MOSFET model comprising Quantum mechanical and nonstatic effets, IEEE Transactions on Electron Devices, vol.46, issue.2 8, pp.1656-1666, 1999.

L. Ge and J. G. Fossum, Analytical modelling of quantization and volume inversion in thin Si-film DG MOSFETs, IEEE Transactions on Electron Devices, vol.49, issue.2, pp.287-294, 2002.

A. Ortiz-conde, F. J. García-sánchez, and J. Muci, Rigorous analytic solution for the drain current of undoped symmetric dual-gate MOSFETs, Solid-State Electronics, vol.49, issue.4, pp.640-647, 2001.
DOI : 10.1016/j.sse.2005.01.017

Y. Taur, X. Liang, and W. Wang, A Continuous, Analytic Drain-Current Model for DG MOSFETs, IEEE Electron Device Letters, vol.25, issue.2, pp.107-109, 2004.
DOI : 10.1109/LED.2003.822661

C. Enz, M. Bucher, and A. S. Porret, The foundations of the EKV MOS transistor charge-based model Available from: http://legwww.epfl.ch/ekv A design oriented charge-based current model for symmetric DG MOSFET and its correlation with the EKV formalism, NSTI-Nanotech 2002, WCM, Int. Conf. Modeling and Simulation of Microsystems, pp.666-675, 2002.

J. Sallese, M. Bucher, and F. Krummenacher, Inversion charge linearisation in MOSFET modelling and rigorous derivation of the EKV compact model, Solid- State Electronics, vol.47, pp.667-693, 2003.

M. Sylveira, D. Flandre, P. Gespers-]-d-m, M. Binkley, D. Bucher et al., A Gm/Id based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon on insulator micropower ETA Design-oriented characterization of CMOS over the continuum of inversion level and channel length, Proc. 7th, IEEE Int. Conf. on Electronics, Circuits and Systems (ICECS), 1996.

M. Bucher, D. Kazazis, and F. Krummenacher, Analysis of transconductances at all levels of inversion in deep submicron CMOS Comparison of a BSIM3V3 and EKV MOSFET model for a 0.5µm CMOS process and implications for analog circuit design An explicit quasi-static charge-based compact model for symmetric DG MOSFET, ICECS) Prégaldiny, C. Lallement, « Modèle compact de transistor MOS double-grille dédié à la conception », 7ème colloque sur le Traitement Analogique de l'Information, du Signal et ses Applications (TAISA), pp.915686-686, 2002.

J. Sallese, A. S. Porret, ]. Binkley, M. Bucher, D. Foty-]-f et al., MOSFET models for VLSI circuit simulation. theory and practice MOSFET modeling with Spice: Principles and Practice Design-oriented characterization of CMOS over the continuum of inversion level and channel length Explicit modelling of the double-gate MOSFET with VHDL-AMS Large-signal analysis of a silicon read diode oscillator Two dimensional numerical simulation of semiconductor devices, Proc. 7th Elec. Networks Dev. and Fields ISE (Integrated Systems Engineering) web site, pp.887-894, 1969.

]. B. Bibliographie1, F. Diagne, C. Prégaldiny, J. Lallement, F. Sallese et al., Explicit compact model for symmetric double-gate MOSFETs including solutions for smallgeometry effects Analysis of conduction in fully-depleted SOI MOSFETs Scaling the Si MOSFET: from bulk to SOI to bulk Silicon-on-insulator technology: Materials to VLSI, Solid-State Electronics IEEE Transactions on Electron Devices IEEE Transactions on Electron Devices J. Colinge, vol.52, issue.39 74, pp.99-106, 1989.

J. T. Salleset, M. Bucher, and F. Krummenacher, Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model Threshold voltage model for deepsubmicrometer MOSFETs MOSFET Models for VLSI Circuit Simulation ? Theory and practice Continuous Small-Geometry MOSFET Modeling for Analog Applications Atlas user's manual ? device simulation software, Solid-State Electronics IEEE Transactions on Electron Devices Computational Microelectronics An Improved CB ? B J. AICSP, vol.47, issue.13 39, pp.677-683, 1993.

]. P. Bibliographie1, P. Yang, and . Arora, SPICE modeling for small geometry MOSFET circuits MOSFET models for VLSI circuit simulation: theory and practice, Prégaldiny, « Étude et modélisation du comportement électrique des transistors MOS fortement submicroniques Thèse de Doctorat, 1982.

F. Prégaldiny, C. Lallement, and D. Mathiot, A simple efficient model of parasitic capacitances of deep-submicron LDD MOSFETs, Solid-State Electronics, vol.46, issue.12, p.2191, 2002.
DOI : 10.1016/S0038-1101(02)00248-4

A. Bansal, B. Paul, K. S. Roy-]-a, C. C. Roy, J. M. Enz et al., Modeling and optimization of fringe capacitance of nanoscale DGMOS devices Compact modeling of gate sidewall capacitance of DG-MOSFET A simple model for the overlap capacitance of a VLSI MOS device Compact model for highly-doped double-gate SOI MOSFETs targeting baseband analog applications Atlas user's manual ? device simulation software, IEEE Transactions on Electron Devices IEEE Transactions on Electron Devices IEEE Transactions on Electron Devices Solid-State Electronics, vol.52, issue.519, pp.256-262, 1982.

]. C. Bibliographie1, F. Enz, E. Krummenacher, and . Vittoz, An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications, J. Analog Integrated Circuits and Signal Processing, issue.823, pp.83-114, 1995.

J. Sallese, M. Bucher, and F. Krummenacher, Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model, Solid-State Electronics, vol.47, issue.4, pp.677-683, 2003.
DOI : 10.1016/S0038-1101(02)00336-2

F. Prégaldiny, C. Lallement, B. Diagne, J. Sallèse, and F. Frummenacher, Compact Modeling of Emerging Technologies with VHDL-AMS Advances in Design and Specification Languages for Embedded Systems, pp.5-21, 2007.

B. Revues, F. Diagne, C. Prégaldiny, J. Lallement, F. Sallese et al., Explicit Compact model for symmetric double-gate MOSFETs including solutions for small-geometry effects, Solid-State Electronics, vol.52, pp.99-106, 2008.

F. Prégaldiny, F. Krummenacher, B. Diagne, F. Pêcheux, J. Sallese et al., Explicit modelling of the double-gate MOSFET with VHDL-AMS, International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, vol.24, issue.3, pp.239-256, 2006.
DOI : 10.1002/jnm.609

C. , F. Prégaldiny, F. Krummenacher, J. Sallese, B. Diagne et al., An explicit quasistatic charge-based compact model for symmetric DG MOSFET Workshop on Compact Modeling Compact modeling of emerging technologies with VHDL-AMS, Proc Forum on specification & Design Languages (FDL'06) Proc. pp, pp.686-691, 2006.

B. Conférence-francophone, F. Diagne, C. Prégaldiny, and . Lallement, Modèle compact de transistor MOS double-grille dédié à la conception, 7ème colloque sur le Traitement Analogique de l'Information, du Signal et ses Applications (TAISA'06), pp.105-108, 2006.

B. Diagne, F. Prégaldiny, and C. Lallement, Modèle compact de transistor MOS double-grille pour la simulation de circuits, IXèmes Journées Nationales du Réseau Doctoral de Microélectronique (JNRDM'2006), 2006.

B. Séminaires-internationaux, F. Diagne, F. Prégaldiny, F. Krummenacher, J. Pêcheux et al., Design oriented model for symmetrical DG-MOSFET, MOS-AK Meeting, 2005.

F. Prégaldiny, F. Krummenacher, B. Diagne, A. Roy, J. Sallese et al., A closedform compact model for symmetric Double-Gate (DG) MOSFETs, MOS-AK Meeting, p.20