A. Maxcore, Avaliable at <http://www.arm.com > Accessed in, 2007.

B. , J. Harcourt, E. Kruijtzer, W. Lavagno, L. Lazarescu et al., Software performance estimation strategies in a system-level design tool, In: INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN, CODES Proceedings, vol.8, pp.82-87, 2000.

B. , A. C. Mattos, J. C. Wagner, F. R. Carro, and L. , Caco-ps: A General Purpose Cycle-Accurate Configurable Processor Simulator, In: SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN. SBCCI, vol.16, pp.349-354, 2003.

B. , P. Holzer, M. Knerr, B. Rupp, and M. G. Sauzon, Automatic Generation of Virtual Prototypes, IEEE International Workshop on Rapid System Prototyping, pp.114-118, 2004.

B. , L. Bogliolo, A. De-micheli, G. , and W. , A Survey of Design Techniques for System-Level Dynamic Power Management IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.299-316, 2000.

B. , G. Kruijtzer, and W. , A Data Analysis Method for Software Performance Prediction, DESIGN AUTOMATION AND TEST IN EUROPE, DATE, pp.971-976, 2002.

C. , L. Gerstlauer, A. Gajski, and D. , Retargetable Profiling for Rapid, Early SystemLevel Design Space Exploration, DESIGN AUTOMATION CONFERENCE, DAC, 41th, pp.281-286, 2004.

C. , F. Canegallo, R. Guerrieri, and R. , IP-reusable 32-bit VLIW Risc Core, In: EUROPEAN SOLID-STATE CONFERENCE ESSCIRC, vol.21, pp.445-448, 2001.

G. , L. Diaz-nava, M. Jerraya, and A. A. , Multiprocessor SoC Platforms: A Component-Based Design Approach, IEEE Design & Test of Computers,v, vol.19, issue.6, pp.52-63, 2002.
URL : https://hal.archives-ouvertes.fr/hal-00008061

. Colif, A Design Representation for Application-Specific Multiprocessor SOCs, IEEE Design & Test of Computers, vol.18, issue.5, pp.8-20, 2001.

C. , S. Kuenzli, and S. L. Thiele, A General framework for analyzing system properties, DESIGN AUTOMATION AND TEST IN EUROPE, DATE, pp.190-195, 2003.

C. , J. Dubois, M. Stenstrom, and P. , Integrating Complete-System and User-Level Performance/Power Simulators: the SimWatcch Approach, In: INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE, pp.1-10, 2003.

C. and A. I. Puat, Worst-Case Execution Time Analysis for a Processor With Branch Prediction, Journal of Real-Time Systems, vol.18, issue.23, pp.249-274, 2000.

?. Coware and . Lisatek, Available at <http://www.coware.com/products/processordesigner> Accessed in, 2007.

E. , J. Emerdahl, A. Stappert, and F. , A Worst-Case Execution-Time Analysis Tool Prototype For Embedded Real-Time Systems, In: WORKSHOP ON REAL- TIME TOOLS, RTTOOLS, 2001.

F. , J. Skapura, and D. , Neural networks: Algorithms, Applications and Programming Techniques, 1992.

F. , F. Martini, S. Parbellini, G. Poncino, and M. , Native ISS-SystemC Integration for the Co-simulation of Multi-processor SoC, DESIGN AUTOMATION AND TEST IN EUROPE, pp.564-569, 2004.

G. , L. Yoo, S. Jerraya, and A. A. , Automatic Generation and Targeting of Application Specific Operating Systems and Embedded Systems Software, DESIGN AUTOMATION AND TEST IN EUROPE, DATE, pp.679-685, 2001.
URL : https://hal.archives-ouvertes.fr/hal-00008084

G. Compiler, Available at <http://www.gnu.org > Accessed in, 2007.

G. , P. Martin, G. Harcourt, and E. , Reliable Estimation of Execution Time of Embedded Software, DESIGN AUTOMATION AND TEST IN EUROPE, DATE, pp.580-585, 2001.

G. , T. Vahid, F. Platune, G. , T. Vahid et al., Evaluating Power Consumption of Parameterized Cache and Bus Architectures in System-on-a-Chip Designs, Service-Based Design of Systems on Chip and Networks on Chip Dynamic and Robust Streaming In And Between Connected Consumer-Electronics Devices, pp.1317-1327, 2001.

H. , J. Patterson, D. Hergenhan, A. Rosenstiel, and W. , Computer Architecture: A Quantitative Approach Static timing analysis of embedded software on advanced processor architectures, DESIGN, AUTOMATION AND TEST IN EUROPE DATE, pp.552-559, 2000.

A. Hoffmann, O. Schliebusch, A. Nohl, G. Braun, O. Wahlen et al., A methodology for the design of application specific instruction set processors (ASIP) using the machine description language LISA, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281), pp.625-630, 2001.
DOI : 10.1109/ICCAD.2001.968726

I. , E. Mackke-;-s, . Supinski-;-b, . Schulz-;-m, and . Caruana-;-r, Efficiently Exploring Architecture Design Spaces via Predictive Modeling, INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, ASPLOS, 2006.

I. , S. Carro, L. Jacobi, and R. , Making Java work for microcontroller applications

J. , P. Devadas, S. Engels, D. Rudolph, and L. , Software-assisted cache replacement mechanisms for embedded systems, In: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD Proceedings, pp.119-126, 2001.

K. , T. Karuri, K. Wallentowitz, S. Acheid, G. Leupers et al., A SW Performance Estimation Framework for Early System-Level-Design Using Fine- Grained Instrumentation, Proceedings? European Design and Automation Association, pp.468-473, 2006.

K. , K. Malik, S. Newton, R. Rabaey, J. Sangiovanni-vincentelli et al., System Level Design: Orthogonalization of Concerns and Platform- Based Design, IEEE Transactions on Computer-Aided Design of Circuits and Systems, vol.19, issue.12, pp.1523-1543, 2000.

L. , K. Raghunathan, A. Dey, S. Lajolo, M. Lazarescu et al., System-Level Performance Analysis for designing on-chip communication architectures IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems A Compilation Based Software Estimation Scheme for Hardware/Software Co-simulation, In: SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, CODES, vol.20, issue.6, pp.768-783, 1999.

L. , X. Mitra, T. Roychoudhury, and A. , Accurate Timing Analysis by Modeling Caches, Speculation and their Interaction, DESIGN AUTOMATION CONFERENCE, DAC, 40 th, pp.466-471, 2003.

L. , Y. S. Malik, S. Wolfe, and A. , Performance Estimation of Embedded Software with Instruction Cache Modeling, INTERNATIONAL CONFERENCE ON COMPUTER- AIDED DESIGN, ICCAD, pp.380-387, 1995.

L. , Y. S. Malik, S. Lieverse, P. Van-der, P. Wolf et al., Performance Analysis of Embedded Software Using Implicit Path Enumeration A Methodology for Architecture Exploration of Heterogeneous Signal Processing Systems. The Journal of VLSI Signal Processing, DESIGN AUTOMATION CONFERENCE, DAC, 32th, pp.456-461, 1995.

L. , S. Han, J. J. Kim, J. Min, and S. , A Worst Case Timing Analysis Technique for Multiple-Issue Machines, TIME SYSTEMS SYMPOSIUM, vol.19, pp.334-345, 1998.

M. , P. Paulin, and P. , System-on-Chip Beyond the Nanometer Wall, DESIGN AUTOMATION CONFERENCE, DAC, 40 th, 2003.

M. Neural and N. Toolbox, Available at: <http://www.mathworks.com > Accessed in, 2007.

M. , C. Hill, M. Wood, and D. , Full-System Timing-First Simulation, SIGMETRICS CONFERENCE ON MEASUREMENT AND MODELING OF COMPUTER SYSTEMS, pp.108-116, 2002.

M. , T. Kishinevsky, M. Kam, T. Lavagno, L. Sangiovanni-vincentelli et al., Modeling Microarchitectural Performance using Metropolis: Performance Estimation and Back-Annotation, 2004.

?. Microlib and . Ppc, Available at <http://microlib.org> Accessed in, 2007.

M. , P. Mamidipaka, M. Dutt, and N. , Processor-Memory Coexploration Using an Architecture Description Language, ACM Transactions on Embedded Computing Systems, issue.3 1, pp.140-162, 2004.

M. , S. Prasanna, and V. , Rapid System-Level Performance Evaluation and Optimization for Application Mapping onto SOC Architectures, IEEE International ASIC/SOC Conference, pp.160-167, 2002.

M. , E. Nebel, and W. , Case study ? System model of crane and embedded control, DESIGN AUTOMATION AND TEST IN EUROPE, DATE, pp.721-724, 1999.

M. Message, N. Interface, G. Yoo, S. Bouchhima, A. Jerraya et al., Validation in a Component-Based Design Flow for Multicore SoCs, mcs.anl.gov/mpi> Accessed In: INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, pp.162-167, 2002.

N. Architecture, Available at <http://www.st.com/nomadik> Accessed in, 2007.

O. Architecture, Available at <http://www.ti.com/omap> Accessed in, 2007.

O. , M. S. Zschonarck, F. Wagner, and F. , Accurate Software Performance Estimation Using Domain Classification and Neural Networks, In: SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN. SBCCI Brazil. Proceedings, vol.17, pp.175-180, 2004.

P. , S. Galix, E. Santana, and M. , FlexPerf: A performance evaluation framework for embedded software and architectures, ST Journal of Research. v, vol.1, issue.2, pp.17-31, 2004.

P. , P. Pilkington, C. Langevin, M. Bensoudane, E. Nicolescu et al., Parallel programming models for a multi-processor SoC platform applied to high-speed traffic management, International Conference on Hardware/Software Codesign and System Synthesis, pp.48-53, 2004.

P. , H. Herrera, F. Sanchez, P. Villar, E. Blasco et al., System-Level Performance Analysis in SystemC, DESIGN AUTOMATION AND TEST IN EUROPE, pp.378-383, 2004.

P. , P. Burns, and A. , A Review of Worst-Case Execution-Time Analysis (editorial) Real-Time Systems, v, pp.115-128, 2000.

R. , K. Jersak, M. Ernst, and R. , A Formal Approach to MPSoC Performance Verification, IEEE Computer, issue.36 4, pp.60-67, 2003.

R. , J. Jacome, and M. , Architecture-Level Performance Evaluation of Component- Based Embedded Systems, DESIGN AUTOMATION CONFERENCE, DAC, 40 th, pp.396-401, 2003.

A. Sarmento, W. Cesario, and A. A. Jerraya, Automatic Building of Executable Models from Abstract SoC Architecture, IEEE International Workshop on Rapid System Prototyping, RSP, 15 th, pp.88-95, 2004.

S. , J. Ferdinand, and C. , Pipeline Behavior Prediction for Superscalar Processors by Abstract Interpretation, In: WORKSHOP ON LANGUAGES, COMPILERS AND TOOLS FOR EMBEDDED SYSTEMS, pp.35-44, 1999.

S. , D. Salice, F. Pomante, L. Fornaciari, and W. , Metrics for design space exploration of heterogeneous multiprocessor embedded system, In: INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN, CODES Proceedings, vol.10, pp.55-60, 2002.

. Simplescalar, Available at <http://www.simplescalar.com> Accessed in, 2007.

S. Siliconbackplane and I. , Available at <http://www.sonicsinc.com> Accessed in, 2007.

. Specc, Available at <http://www.cecs.uci, 2007.

S. and F. Wcet-benchmarks, Available at, 2004.

. Synopsys-system and . Studio, Available at <http://www.synopsys.com> Accessed in, 2007.

. Systemc, Available at <http://www.systemc.org> Accessed in, 2007.

X. Tensilica and . Compiler, Available at <http://www.tensilica.com> Accessed in, 2007.

T. , L. Chakraborty, S. Gries, M. Kunzli, and S. , A Framework for evaluating design tradeoffs in packet processing architectures, Design Automation Conference, DAC, 38th, pp.880-885, 2002.

W. , F. Ernst, and R. , Intervals in software execution cost analysis, In: INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, ISSS, vol.13, pp.130-136, 2000.

Z. , C. Vahid, F. Lysecky, and R. L. , A Self-Tuning Cache Architecture for Embedded Systems, DESIGN AUTOMATION AND TEST IN EUROPE, DATE, pp.142-147, 2004.