Skip to Main content Skip to Navigation
Theses

CONTRIBUTION A L'ETUDE D'UN SYNTHETISEUR DE FREQUENCE POUR OBJETS COMMUNICANTS MULTISTANDARDS EN TECHNOLOGIE CMOS SOI

Abstract : This work deals with the study and the realization of a multistandard frequency synthesizer dedicated to wireless system. From a 50 MHz reference clock, the circuit provides two output signals in quadrature phase whose working frequency varies, in a continuous way, between 900 MHz and 5.8 GHz. It is built with an original architecture of reprogrammable Delay Locked Loop known as factorial DLL. The methodology of design adopted is the Down-Up one. So the first stage is the architecture's determination by having recourse to a behavioral study which uses VHDL-AMS language and ADVanceMS software from Mentor Graphics. Then, the next step consists in the design phase which uses Cadence software and SpectreRF simulator. It leads to the realization of two versions of the system which differ in the technique used to generate the quadrature phase. One generates it in an indirect way while dividing by two the synthesized signal frequency, the other creates dephasing directly on its delay line. These circuits were realized using 130nm CMOS SOI and BULK technologies from STMicroelectronics. The last stage consists of the characterization of these circuits. Thus, temporal and frequential measurements are then carried out. Those allow, on the one hand, to validate the functionality of the architecture presented in this work, and, on the other hand, to confirm the contribution of SOI technology dedicated to radiofrequency circuits in terms of operation frequency increase and power consumption reduction.
Complete list of metadatas

Cited literature [34 references]  Display  Hide  Download

https://tel.archives-ouvertes.fr/tel-00188659
Contributor : Hervé Lapuyade <>
Submitted on : Monday, November 19, 2007 - 10:25:07 AM
Last modification on : Thursday, January 11, 2018 - 6:21:08 AM
Long-term archiving on: : Monday, April 12, 2010 - 2:37:42 AM

Identifiers

  • HAL Id : tel-00188659, version 1

Citation

Cédric Majek. CONTRIBUTION A L'ETUDE D'UN SYNTHETISEUR DE FREQUENCE POUR OBJETS COMMUNICANTS MULTISTANDARDS EN TECHNOLOGIE CMOS SOI. Micro et nanotechnologies/Microélectronique. Université Sciences et Technologies - Bordeaux I, 2006. Français. ⟨tel-00188659⟩

Share

Metrics

Record views

535

Files downloads

8742