Exploration et conception systématique d'architectures multiprocesseurs monopuces dédiées à des applications spécifiques, Thèse de doctorat, 2002. ,
Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems, Int. Journal of Computer Simulation, special issue on Simulation Software Development, vol.4, pp.155-182, 1994. ,
DOI : 10.1016/B978-155860702-6/50048-X
Combining a performance estimation methodology with a hardware/software codesign flow supporting multiprocessor systems, IEEE Transactions on Software Engineering, vol.28, issue.9, pp.822-832, 2002. ,
DOI : 10.1109/TSE.2002.1033223
URL : https://hal.archives-ouvertes.fr/hal-00008065
Modélisation du logiciel embarqué à différents niveaux d'abstraction en vue de la validation et la synthèse des systèmes monopuces An Introduction to MPEG Layer-3, Fraunhofer Institute, EBU Technical Review, 2000. ,
Colif: A multilevel design representation for application-specific multiprocessor system-on-chip design, Proceedings 12th International Workshop on Rapid System Prototyping. RSP 2001, 2001. ,
DOI : 10.1109/IWRSP.2001.933847
URL : https://hal.archives-ouvertes.fr/hal-00008079
Component-Based Design Approach for Multicore SoCs, Design Automation Conference (DAC), 2002. ,
URL : https://hal.archives-ouvertes.fr/hal-00008062
Transaction Level in System Level Design, 2003. ,
A Design Environment for High Throughput, Low Power Dedicated Signal Processing Systems, IEEE JOURNAL OF SOLID STATE CIRCUITS, vol.37, issue.3, 2002. ,
Systèmes répartis et coopératifs : une approche multi-formalismes de spécification de systèmes répartis : transformations de composants modulaires en réseaux de petri, Thèse de doctorat, 1997. ,
Hardware/Software Co-design, Proceedings of the IEEE, pp.349-365, 1997. ,
DOI : 10.1007/978-94-009-0187-2
Design of Embedded Systems: Formal Models, Validation, and Synthesis, Proceedings of the IEEE, 1997. ,
Network interface generation for mpsoc: from communication service requirements to rtl implementation, Proceedings. 15th IEEE International Workshop on Rapid System Prototyping, 2004., 2004. ,
DOI : 10.1109/IWRSP.2004.1311097
URL : https://hal.archives-ouvertes.fr/hal-00008038
Génération de système d'exploitation pour le ciblage de logiciel multitâche sur des architectures multiprocesseurs hétérogènes dans le cadre des systèmes embarqués spécifiques, Thèse de Doctorat INPG, 2001. ,
SystemC? based SoC Communication Modeling for the OCP? Protocol, 2002. ,
Silage reference manual, draft release 2, 1993. ,
The CM-5 Connection Machine: A Scalable Supercomputer, Communications of the ACM, vol.36, issue.11, 1993. ,
Virtual benchmarking and model continuity in prototyping embedded multiprocessor signal processing systems, IEEE Transactions on Software Engineering, vol.28, issue.9, pp.832-846, 2002. ,
DOI : 10.1109/TSE.2002.1033224
EPICURE : A partitionning and co-design framework for reconfigurable computing, Microprocessors and Microsystems, vol.30, pp.367-387, 2006. ,
Long term trends for embedded system design, Euromicro Symposium on Digital System Design, 2004. DSD 2004., 2004. ,
DOI : 10.1109/DSD.2004.1333254
URL : https://hal.archives-ouvertes.fr/hal-00102701
Approche d'assemblage systématique d'élément d'interface pour la génération d'architectures multiprocesseurs, Thèse de doctorat, 2003. ,
Modeling distributed hybrid systems in Ptolemy II He Liu, Xiaojun American Control Conference, Proceedings, issue.6s, pp.4984-4985, 2001. ,
HYVISUAL: A HYBRID SYSTEM MODELING FRAMEWORK BASED ON PTOLEMY II, IFAC Conference on Analysis and Design of Hybrid Systems (ADHS'06), 2006. ,
DOI : 10.3182/20060607-3-IT-3902.00050
Spécification et validation des systèmes hétérogènes embarqués, ThèseNee 00] S.Neema. System-level synthesis of adaptive computing systems, 2000. ,
Real time analysis and priority scheduler generation for hardware-software systems with a synthesized run-time system, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) ICCAD-97, pp.605-612, 1997. ,
DOI : 10.1109/ICCAD.1997.643601
Is SoC really different?, RealChip Custom communication Chips, Systems-on-Chips, 1999. ,
Rapid prototyping for heterogeneous multi-component Systems: An MPEG4 stream over an UMTS link, EURASIP Journal of ASP, 2005. ,
Concepts for model compilation, proceedings of ICDA Conference, 2000. ,
Synthesis of Hardware Models in C With Pointers and Complex Data Structures, IEEE Transactions on VLSI Systems, vol.9, pp.743-756, 2001. ,
C-based SoC design flow and EDA tools: an ASIC and system vendor perspective, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.19, issue.12, 2000. ,
DOI : 10.1109/43.898829
Matlab based Environment for designing DSP Systems using blocks, 12th Workshop on Synthesis And System Integration of Mixed Information technologies ,
URL : https://hal.archives-ouvertes.fr/hal-00185596
Macrocell Builder: IP-Block-Based Design Environment for High-Throughput VLSI Dedicated Digital Signal Processing Systems, ASP-DAC 2005 proceedings, 2005. ,
DOI : 10.1155/ASP/2006/28636
URL : https://hal.archives-ouvertes.fr/hal-00079185