L. Decodeur, M. Layer, A. ________________________________________________________________________-bibliographie, and . Baghdadi, Exploration et conception systématique d'architectures multiprocesseurs monopuces dédiées à des applications spécifiques, Thèse de doctorat, 2002.

J. T. Buck, S. Ha, E. A. Lee, and D. G. Messerschmitt, Ptolemy: A Framework for Simulating and Prototyping Heterogeneous Systems, Int. Journal of Computer Simulation, special issue on Simulation Software Development, vol.4, pp.155-182, 1994.
DOI : 10.1016/B978-155860702-6/50048-X

A. Baghdadi, Combining a performance estimation methodology with a hardware/software codesign flow supporting multiprocessor systems, IEEE Transactions on Software Engineering, vol.28, issue.9, pp.822-832, 2002.
DOI : 10.1109/TSE.2002.1033223

URL : https://hal.archives-ouvertes.fr/hal-00008065

H. Brandenburg and . Popp, Modélisation du logiciel embarqué à différents niveaux d'abstraction en vue de la validation et la synthèse des systèmes monopuces An Introduction to MPEG Layer-3, Fraunhofer Institute, EBU Technical Review, 2000.

W. Cesario, G. Nicolescu, L. Gauthier, and D. Lyonnard, Colif: A multilevel design representation for application-specific multiprocessor system-on-chip design, Proceedings 12th International Workshop on Rapid System Prototyping. RSP 2001, 2001.
DOI : 10.1109/IWRSP.2001.933847

URL : https://hal.archives-ouvertes.fr/hal-00008079

A. A. Yoo and . Jerraya, Component-Based Design Approach for Multicore SoCs, Design Automation Conference (DAC), 2002.
URL : https://hal.archives-ouvertes.fr/hal-00008062

L. Cai and D. Gajski, Transaction Level in System Level Design, 2003.

A. and F. Davis, A Design Environment for High Throughput, Low Power Dedicated Signal Processing Systems, IEEE JOURNAL OF SOLID STATE CIRCUITS, vol.37, issue.3, 2002.

]. A. Dia-97 and . Diagne, Systèmes répartis et coopératifs : une approche multi-formalismes de spécification de systèmes répartis : transformations de composants modulaires en réseaux de petri, Thèse de doctorat, 1997.

G. De-micheli and R. Gupta, Hardware/Software Co-design, Proceedings of the IEEE, pp.349-365, 1997.
DOI : 10.1007/978-94-009-0187-2

S. Edwards, L. Lavagno, E. A. Lee, and A. Sangiovanni-vincentelli, Design of Embedded Systems: Formal Models, Validation, and Synthesis, Proceedings of the IEEE, 1997.

A. Grasset, F. Rousseau, and A. A. Jerraya, Network interface generation for mpsoc: from communication service requirements to rtl implementation, Proceedings. 15th IEEE International Workshop on Rapid System Prototyping, 2004., 2004.
DOI : 10.1109/IWRSP.2004.1311097

URL : https://hal.archives-ouvertes.fr/hal-00008038

L. Gauthier, Génération de système d'exploitation pour le ciblage de logiciel multitâche sur des architectures multiprocesseurs hétérogènes dans le cadre des systèmes embarqués spécifiques, Thèse de Doctorat INPG, 2001.

M. Leclercq, N. Weyrich, and D. Wingard, SystemC? based SoC Communication Modeling for the OCP? Protocol, 2002.

P. N. Hilfnger, Silage reference manual, draft release 2, 1993.

L. W. Tucker, The CM-5 Connection Machine: A Scalable Supercomputer, Communications of the ACM, vol.36, issue.11, 1993.

]. R. Janka, L. Willis, and L. Baumstark, Virtual benchmarking and model continuity in prototyping embedded multiprocessor signal processing systems, IEEE Transactions on Software Engineering, vol.28, issue.9, pp.832-846, 2002.
DOI : 10.1109/TSE.2002.1033224

]. J. Jea06 and . Diguet, EPICURE : A partitionning and co-design framework for reconfigurable computing, Microprocessors and Microsystems, vol.30, pp.367-387, 2006.

A. A. Jerraya, Long term trends for embedded system design, Euromicro Symposium on Digital System Design, 2004. DSD 2004., 2004.
DOI : 10.1109/DSD.2004.1333254

URL : https://hal.archives-ouvertes.fr/hal-00102701

D. Lyonnard, Approche d'assemblage systématique d'élément d'interface pour la génération d'architectures multiprocesseurs, Thèse de doctorat, 2003.

E. A. Liu-;-lee, Modeling distributed hybrid systems in Ptolemy II He Liu, Xiaojun American Control Conference, Proceedings, issue.6s, pp.4984-4985, 2001.

]. E. Lee and H. Zheng, HYVISUAL: A HYBRID SYSTEM MODELING FRAMEWORK BASED ON PTOLEMY II, IFAC Conference on Analysis and Design of Hybrid Systems (ADHS'06), 2006.
DOI : 10.3182/20060607-3-IT-3902.00050

G. N. Eugenia, I. Nicolescu-de-doctorat, and S. Microélectronique, Spécification et validation des systèmes hétérogènes embarqués, ThèseNee 00] S.Neema. System-level synthesis of adaptive computing systems, 2000.

V. J. Mooney, I. , and G. D. Micheli, Real time analysis and priority scheduler generation for hardware-software systems with a synthesized run-time system, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD) ICCAD-97, pp.605-612, 1997.
DOI : 10.1109/ICCAD.1997.643601

W. Ron, Is SoC really different?, RealChip Custom communication Chips, Systems-on-Chips, 1999.

. Sorel, Rapid prototyping for heterogeneous multi-component Systems: An MPEG4 stream over an UMTS link, EURASIP Journal of ASP, 2005.

S. Schulz and J. Rozenblit, Concepts for model compilation, proceedings of ICDA Conference, 2000.

L. Sim-]-simulink, K. Semeria, G. Sato, and . Micheli, Synthesis of Hardware Models in C With Pointers and Complex Data Structures, IEEE Transactions on VLSI Systems, vol.9, pp.743-756, 2001.

]. K. Wakabayashi and T. Okamoto, C-based SoC design flow and EDA tools: an ASIC and system vendor perspective, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.19, issue.12, 2000.
DOI : 10.1109/43.898829

N. Zergainoh, Matlab based Environment for designing DSP Systems using blocks, 12th Workshop on Synthesis And System Integration of Mixed Information technologies
URL : https://hal.archives-ouvertes.fr/hal-00185596

N. Zergainoh, Macrocell Builder: IP-Block-Based Design Environment for High-Throughput VLSI Dedicated Digital Signal Processing Systems, ASP-DAC 2005 proceedings, 2005.
DOI : 10.1155/ASP/2006/28636

URL : https://hal.archives-ouvertes.fr/hal-00079185