]. F. Bibliographieada02, F. Adamo, N. Attivissimo, . Giaquinto-and-m, and . Savino, FFT Test of A/D Converters to Determine the Integral Nonlinearity, IEEE Transactions on Instrumentation and Measurement, vol.51, issue.5, pp.1050-10524, 2002.

]. B. Ahu83 and . Ahuja, An Improved Frequency Compensation Technique for CMOS Operational Amplifiers, IEEE Journal of Solid-State Circuits, vol.18, issue.6, pp.629-633, 1983.

]. F. Ale01, P. Alegria, A. M. Arpaia, C. Da, A. P. Serra et al., ADC Histogram Test by Triangular Small-Waves, Proc. IEEE Instrumentation and Measurement Technology Conference, pp.1690-1695, 2001.

]. K. Ara94, B. Arabi, . J. Kaminska, and . Rzeszut, A New Built-In Self-Test Approach for Digitalto-Analog and Analog-to-Digital Converters, Proc. IEEE/ACM International Conference on Computer Aided Design, pp.491-494, 1995.

]. K. Ara96, . Arabi-and-b, and . Kaminska, Oscillation-Test Strategy for Analog and Mixed-Signal Integrated Circuits, Proc. IEEE VLSI Test Symposium, pp.476-482, 1996.

]. K. Ara97a, . Arabi-and-b, and . Kaminska, Efficient and Accurate Testing of Analog-to-Digital Converters Using Oscillation-Test Method, Proc. IEEE European Design and Test Conference, pp.348-352, 1997.

]. K. Ara97b, . Arabi-and-b, and . Kaminska, Testing Analog and Mixed-Signal Integrated Circuits Using Oscillation-Test Method, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.16, issue.7, pp.745-753, 1997.

]. K. Ara97c, . Arabi-and-b, and . Kaminska, Oscillation Built-In Self-Test (OBIST) Scheme for Functional and Structural Testing of Analog and Mixed-Signal Integrated Circuits, Proc. IEEE International Test Conference, pp.786-795, 1997.

]. K. Ara98a, . Arabi-and-b, and . Kaminska, Design for Testability of Embedded Integrated Operational Amplifiers, IEEE Journal of Solid-State Circuits, vol.33, issue.4, pp.573-581, 1998.

]. K. Ara98b, B. Arabi, . Kaminska-and-m, and . Sawan, On Chip Testing Data Converters Using Static Parameters, IEEE Transactions on Very Large Scale Integration Systems, vol.6, issue.3, pp.409-419, 1998.

]. K. Ara99, . Arabi-and-b, and . Kaminska, Oscillation-Test Methodology for Low-Cost Testing of Active Analog Filters, IEEE Transactions on Instrumentation and Measurement, vol.48, issue.4, pp.798-806, 1999.

]. F. Aza01a, S. Azaïs, Y. Bernard, X. Bertrand, M. Michel et al., A low-cost adaptive generator for analog BIST applications, Proc. IEEE VLSI Test Symposium, pp.266-271, 2001.

]. F. Aza01b, S. Azaïs, Y. Bernard, M. Bertrand, and . Renovell, A Low-Cost BIST architecture for Linear Histogram Testing of ADCs, Journal of Electronic Testing: Theory and Applications, vol.17, issue.2, pp.139-147, 2001.

]. F. Aza01c, S. Azaïs, Y. Bernard, M. Bertrand, and . Renovell, Optimizing Sinusoidal Histogram Test for Low Cost ADC BIST, Journal of Electronic Testing: Theory and Applications, vol.17, issue.3-4, pp.255-266, 2001.

]. P. Azi96, H. V. Aziz, J. Sorensen, . Van, and . Spiegel, An overview of Sigma-Delta converters, IEEE signal processing magazine, vol.13, issue.1, pp.61-84, 1996.

]. H. Ban99, H. Banba, A. Shiga, T. Umezawa, T. T. Miyaba et al., A CMOS Bandgap Reference Circuit with Sub-1-V Operation, IEEE Journal of Solid-State Circuits, vol.34, issue.5, pp.670-674, 1999.

]. B. Bla98, P. E. Blalock, G. A. Allen, and . Rincon-mora, Designing 1-V OP Amps Using Standard Digital CMOS technology, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp.769-780, 1998.

]. J. Bas98, C. F. Basílio-simões, J. Loureiro, C. M. Landeck, and . Correia, Testing high-resolution digitizers using conventional signal sources, Measurement Science and Technology Journal, vol.9, issue.1, pp.6-11, 1998.

]. S. Ber01 and . Bernard, Test Intégré pour Convertisseurs Analogique/Numériques, 2001.

]. S. Ber03a, F. Bernard, Y. Azaïs, M. Bertrand, and . Renovell, On-Chip Generation of Ramp and Triangle-Wave Stimuli for ADC BIST, Journal of Electronic Testing: Theory and Applications, vol.19, issue.4, pp.469-479, 2003.

]. S. Ber03b, M. Bernard, F. Comte, Y. Azaïs, M. Bertrand et al., A New Methodology for ADC Test Flow Optimization, Proc. IEEE International Test Conference, pp.201-206, 2003.

S. Bernard, M. Comte, F. Azaïs, Y. Bertrand, and M. Renovell, Efficiency of Spectral-Based ADC Test Flows to Detect Static Errors, Journal of Electronic Testing, vol.20, issue.3, pp.257-267, 2004.
DOI : 10.1023/B:JETT.0000029459.74815.56

]. B. Bos88, . A. Boser-and-b, and . Wooley, The Design of Sigma-Delta Modulation Analog-to-Digital Converters, IEEE Journal of Solid-State Circuits, vol.23, issue.6, pp.1298-1308, 1988.

A. Bounceur, S. Mir, and E. Simeu, Optimisation of digitally coded test vectors for mixed-signal components, Conference on Design of Circuits and Integrated Systems, pp.895-900, 2004.
URL : https://hal.archives-ouvertes.fr/hal-01392581

]. A. Bou06a, S. Bounceur, L. Mir, . Rolindez-and-e, and . Simeu, A CAT platform for analogue and mixed-signal test evaluation and optimization, Digest of Papers IEEE European Test Symposium, pp.217-222, 2006.

]. A. Bou06b, S. Bounceur, E. Mir, . Simeu-and-l, and . Rolindez, On the accurate estimation of test metrics for multiple analogue parametric deviations, IEEE International Mixed-Signals Testing Workshop, pp.19-26, 2006.

]. A. Bou06c, S. Bounceur, E. Mir, . Simeu-and-l, and . Rolindez, CAT platform for analogue and mixed-signal test evaluation and optimization, IFIP VLSI-SoC, 2006.

]. A. Bra95, A. M. Bratt, R. J. Richardson, A. P. Harvey, and . Dorey, A Design-For-Test Structure for Optimising Analogue and Mixed Signal IC Test, Proc European Design and Test Conference, pp.24-33, 1995.

]. B. Bran91, D. E. Brandt, . A. Wingard-and-b, and . Wooley, Second-order Sigma-Delta Modulation for Digital-Audio Signal Acquisition, IEEE Journal of Solid-State Circuits, vol.26, issue.4, pp.618-627, 1991.

]. A. Bro01, J. Brosa, . L. Figuerasbroo94-]-t, A. L. Brooks, and . Westwick, Digital Signature Proposal for Mixed-Signal Circuits A Low-Power Differential CMOS Bandgap Reference, Journal of Electronic Testing: Theory and Applications IEEE International Solid-State Circuits Conference, pp.385-393, 1994.

]. M. Bur00, G. W. Burns, and . Roberts, An Introduction to Mixed-Signal IC Test and Measurement, p.720, 2000.

]. L. Car98, M. Carro, and . Negreiros, Efficient Analog Test Methodology Based on Adaptive Algorithms, Proc. ACM/IEEE Design Automation Conference, pp.32-37, 1998.

]. L. Car00, E. Carro, M. Cota, Y. Lubaszewski, F. Bertrand et al., TI- BIST: a Temperature Independent Analog BIST for Switched-Capacitor Filters, Proc. IEEE Asian Test Symposium, pp.78-83, 2000.

]. L. Cas03, O. Cassol, L. Betat, . Carro-and-m, and . Lubaszewski, The ??-BIST Method Applied to Analog Filters, Journal of Electronic Testing: Theory and Applications, vol.19, issue.1, pp.13-20, 2003.

]. R. Cast85, P. G. Castello, and . Gray, A High-Performance Micropower Switched-Capacitor Filter, IEEE Journal of Solid-State Circuits, vol.20, issue.6, pp.1122-1131, 1985.

]. A. Cha93 and . Chatterjee, Concurrent error Detection and Fault-Tolerance in Linear Analog Circuits Using Continuous Checksums, IEEE Transactions on Very Large Scale Integration Systems, vol.1, issue.2, pp.138-150, 1993.

S. Chatterjee, Y. Tsividis-and-p, and . Kinget, A 0.5-V bulk-input fully differential operational transconductance amplifier, Proceedings of the 30th European Solid-State Circuits Conference, pp.147-150, 2004.
DOI : 10.1109/ESSCIR.2004.1356639

]. S. Chat05, Y. Chatterjee, . Tsividis-and-p, and . Kinget, 0.5-V Analog Circuit Techniques and Their Application in OTA and Filter Design, IEEE Journal of Solid-State Circuits, vol.40, issue.12, pp.2373-2387, 2005.

F. Corsi, C. Marzocca, G. Matarrese, A. Baschirotto, and S. D. Amico, Pseudorandom Sequence Based Tuning System for Continuous-time Filters, Proc. IEEE Design, Automation and Test in Europe Conference, pp.94-99, 2004.

]. O. Cho03, L. R. Choksi, and . Carley, Analysis of Switched-Capacitor Common-mode Feedback Circuit, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp.906-917, 2003.

]. E. Cot00, L. Cota, M. Carro, M. Renovell, F. Lubaszewski et al., Reuse of Existing Resources for Analog BIST of a Switch Capacitor Filter, Proc. IEEE Design, Automation and Test in Europe Conference, pp.226-230, 2000.

A. Dhayni, S. Mir, and L. Rufer, Mems built-in-self-test using MLS, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004., pp.66-71, 2004.
DOI : 10.1109/ETSYM.2004.1347607
URL : https://hal.archives-ouvertes.fr/hal-00005858

]. A. Dha06, S. Dhayni, L. Mir, and . Rufer, Pseudorandom Functional BIST for MEMS ? A Case Study, Proc. IEEE International Mixed-Signal Testing Workshop, pp.143-149, 2006.

S. [. De-la-rosa, B. Escalera, F. Pérez-verdú, O. Medeiro, R. Guerra et al., A CMOS 110-dB@40-kS/s programmable-gain chopper-stabilized third-order 2-1 cascade sigma-delta Modulator for low-power high-linearity automotive sensor ASICs, IEEE Journal of Solid-State Circuits, vol.40, issue.11, pp.2246-2264, 2005.
DOI : 10.1109/JSSC.2005.857356

]. J. Doe84, H. S. Doernberg, D. A. Lee, and . Hodges, Full-Speed Testing of A/D Converters, IEEE Journal of Solid-State Circuits, vol.19, issue.6, pp.820-827, 1984.

]. B. Duf97a, G. W. Dufort, and . Roberts, Optimized Periodic Sigma-Delta Bitstreams for Analog Signal Generation, Proc. Midwest Symposium on Circuits and Systems, pp.289-292, 1997.

]. B. Duf97b, G. W. Dufort, and . Roberts, Signal Generation Using Periodic Single and Multi-bit Sigma-Delta Modulated Streams, Proc. IEEE International Test Conference, pp.396-405, 1997.

]. B. Duf98, G. W. Dufort, and . Roberts, Arbitrary Band-Limited Pulse Generation for Built-In Self-Test Applications, Proc. IEEE International Symposium on Circuits and Systems, pp.284-287, 1998.

]. B. Duf99, G. W. Dufort, . Robertsduf00-]-b, G. W. Dufort, and . Roberts, On-Chip Analog Signal Generation for Mixed-Signal Built-In Self-Test Increasing the Performance of Arbitrary Waveform Generators Using Periodic Sigma-Delta Modulated Streams, IEEE Journal of Solid-State Circuits IEEE Transactions on Instrumentation and Measurement, vol.34, issue.49 1, pp.318-330, 1999.

]. P. Duq90, J. F. Vanpeterghem, and . Duque-carrillo, A General Description of Common- Mode Feedback in Fully-Differential Amplifiers, Proc. IEEE International Symposium on Circuits and Systems, pp.3209-3212, 1990.

]. J. Duq93 and . Duque-carrillo, Control of the Common-mode Component in CMOS Continuous- Time Fully Differential Signal Processing, Analog Integrated Circuits and Signal Processing 4, pp.131-140, 1993.

]. M. Ehs96, B. Ehsanian, . Kaminska-and-k, and . Arabi, A New Digital Test Approach for Analogto-Digital Converter Testing, Proc. IEEE VLSI Test Symposium, pp.60-65, 1996.

]. M. Ehs98, B. Ehsanian, . Kaminska-and-k, and . Arabi, A New On-Chip Digital BIST for Analogto-Digital Converters, Microelectronics and Reliability Journal, vol.38, issue.3, pp.409-420, 1998.

]. O. Fee91, L. O. Feely, and . Chua, The effect of Integration Leak in ?-? Modulation, IEEE Transactions on circuits and systems, vol.38, issue.11, pp.1293-1305, 1991.

]. J. Fis82 and . Fischer, Noise Sources and Calculation Techniques for Switched Capacitor Filters, IEEE Journal of Solid-State Circuits, vol.17, issue.4, pp.742-752, 1982.

]. F. Fra96, V. Francesconi, M. Liberali, . S. Lubaszewski, and . Mir, Design of High- Performance Band-Pass Sigma-Delta Modulator with Concurrent Error Detection, Proc. IEEE International Conference on Electronics, Circuits and Systems, pp.1202-1205, 1996.

]. A. Fri97, . Frisch-and-t, and . Almy, HABIST: Histogram-based Analog Built In Self Test, Proc. IEEE International Test Conference, pp.760-767, 1997.

]. K. Geo02, M. Georgopoulos, A. Burbidge, A. Lechner, D. Richardson et al., Review of Test Strategies and Resources used in High-Resolution Interface Testing, 2002.

]. C. Gob83, . A. Gobet, and . Knob, Noise Analysis of Switched Capacitor Networks, IEEE Transactions on circuits and systems, vol.30, issue.1, pp.37-43, 1983.

]. M. Haf00a, G. W. Hafed, and . Roberts, A Stand-Alone Integrated Excitation/Extraction System for Analog BIST Applications, Proc. IEEE Custom Integrated Circuits Conference, pp.83-86, 2000.

]. M. Haf00b, N. Hafed, G. W. Abaskharoun, and . Roberts, A Stand-Alone Integrated Test Core for Time and Frequency Domain Measurements, Proc. IEEE International Test Conference, pp.1031-1040, 2000.

]. A. Haj98a, G. W. Hajjar, and . Roberts, A Multi-Pass A/D Conversion Technique for Extracting On-Chip Analog Signals, Proc. IEEE International Symposium on Circuits and Systems, pp.280-283, 1998.

]. A. Haj98b, G. W. Hajjar, and . Roberts, A High Speed and Area Efficient On-Chip Analog Waveform Extractor, Proc. IEEE International Test Conference, pp.688-697, 1998.

]. R. Har94, . Harjani-and-b, and . Vinnakota, Analog Circuit Observer Blocks, Proc. IEEE VLSI Test Symposium, pp.258-263, 1994.

]. I. Has98, K. Hassan, . Arabi-and-b, and . Kaminska, Testing Digital to Analog Converters Based on Oscillation-Test Strategy Using Sigma-delta Modulation, Proc. IEEE International Conference on Computer Design: VLSI in Computer and Processors, pp.40-46, 1998.

]. A. Hat93, S. Hatzopoulus, J. M. Siskos, and . Kontoleon, A Complete Scheme of Built-In Self-Test (BIST) Structure for Fault Diagnosis in Analog Circuits and Systems, IEEE Transactions on Instrumentation and Measurement, vol.42, issue.3, pp.689-694, 1993.

]. X. Hau95, G. W. Haurie, and . Roberts, Arbitrary-Precision Signal Generation for Bandlimited Mixed-Signal Testing, Proc. IEEE International Test Conference, pp.78-86, 1995.

]. X. Hau98, G. W. Haurie, and . Roberts, Arbitrary-Precision Signal Generation for Mixed-Signal Built-In-Self-Test, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp.1425-1432, 1998.

]. E. Haw96, G. W. Hawrysh, and . Roberts, An Integration of Memory-Based Analog Signal Generation into Current DFT Architectures, Proc. International Test Conference, pp.528-537, 1996.

]. R. Hog94, J. P. Hogervorst, G. H. Tero, J. H. Eschauzier, and . Huijsing, A Compact Power- Efficient 3V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI Cell Libraries, IEEE Journal of Solid-State Circuits, vol.29, issue.12, pp.1505-1513, 1994.

]. R. Hog96, K. J. Hogervorst, A. J. De-langen, and . Huijsing, Low-Power Low-Voltage VLSI Operational Amplifier Cells, Designing Low Power Digital Systems, Emerging Technologies, pp.19-47, 1996.

]. H. Hon02, J. L. Hong, K. T. Huang, C. W. Cheng, and . Wu, On-chip Analog Response Extraction with 1-Bit ?-? Modulators, Proc. IEEE Asian Test Symposium, pp.49-54, 2002.

]. H. Hon03, J. L. Hong, K. T. Huang, C. W. Cheng, D. M. Wu et al., Practical Considerations in Applying ?? Modulation-Based Analog BIST to Sampled-Data Systems, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp.553-565, 2003.

]. J. Hua00a, K. T. Huang, and . Cheng, A Sigma-Delta Modulation Based BIST Scheme for Mixed- Signal Circuits, Proc. Asia and South Pacific Design Automation Conference, pp.605-610, 2000.

]. J. Hua00b, C. K. Huang, K. T. Ong, and . Cheng, A BIST Scheme for On-Chip ADC and DAC Testing, IEEE Design, Automation and Test in Europe Conference, pp.216-220, 2000.

]. J. Hua00c, K. T. Huang, and . Cheng, Testing and Characterization of the One-Bit First-Order Delta-Sigma Modulator for On-Chip Analog Signal Analysis, Proc. IEEE International Test Conference, pp.1021-1030, 2000.

]. F. Hua03, X. Huang, X. Shen, C. Zou, and . Chen, Analog signal generator for BIST of wideband IF signals bandpass sigma-delta modulator, Microelectronics Journal, vol.34, pp.85-91, 2003.

]. J. Hue92, D. Huertas, . Vázquez-and-a, and . Rueda, On-line testing of switched-capacitor filters, Proc. IEEE VLSI Test Symposium, pp.102-106, 1992.

]. J. Hue93, A. Huertas, . Rueda-and-d, and . Vázquez, Testable Switched-Capacitor Filters, IEEE Journal of Solid-State Circuits, vol.28, issue.7, pp.719-724, 1993.

]. G. Hue99, D. Huertas, A. Vázquez, J. L. Rueda, and . Huertas, Effective Oscillation-Based Test for application to a DTMF Filter Bank, Proc. IEEE International Test Conference, pp.549-555, 1999.

]. G. Hue02a, D. Huertas, E. J. Vázquez, A. Peralías, J. L. Rueda et al., Oscillationbased test in oversampling ?? modulators, Microelectronics Journal, vol.33, pp.799-806, 2002.

G. Huertas, D. Vázquez, E. J. Peralías, A. Rueda, and J. L. Huertas, Practical oscillation-based test of integrated filters, IEEE Design & Test of Computers, vol.19, issue.6, pp.64-72, 2002.
DOI : 10.1109/MDT.2002.1047745

]. G. Hue03, D. Huertas, A. Vázquez, J. L. Rueda, and . Huertas, Oscillation-based test in bandpass oversampling A/D converters, Microelectronics Journal, vol.34, pp.927-936, 2003.

A. Devices and A. , Stereo Audio, 24-bit, 96 kHz, Multibit ??? ADC, 2005.

[. Philips-semiconductors and U. , 96 kHz Sampling 24-bit Stereo Audio ADC, 2005.

[. Instruments and P. , Full Differential Analog Input 24-bit, 192-kHz Stereo A/D Converter, 2005.

I. Std, 1057-1994 IEEE Standard for Digitizing Waveform Recorders, 1994.

I. Std, 1241-2000 IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters, 2001.

]. D. Joh96, K. W. Johns, and . Martin, Analog integrated circuit design, 1996.

]. S. Kha95, B. Khaled, B. Kaminska, . Courtois-and-m, and . Lubaszewski, Frequency-based BIST for analog circuit testing, Proc. IEEE VLSI Test Symposium, pp.54-59, 1995.

]. V. Kol93, M. Kolarik, . Lubaszewski-and-b, and . Courtois, Towards Self-Checking Mixed-Signal Integrated Circuits, Proc. IEEE European Solid-State Circuits Conference, pp.202-205, 1993.

]. V. Kol95, S. Kolarik, M. Mir, . Lubaszewski-and-b, and . Courtois, Analog Checkers with Absolute and Relative Tolerances, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.14, issue.5, pp.607-612, 1995.

]. S. Kri92, S. Krishnan, C. L. Sahli, and . Wey, Test Generation and Concurrent Error Detection in Current-Mode A/D Converters, Proc. International Test Conference, pp.312-320, 1992.

]. K. Kui73 and . Kuij, A Precision Reference Voltage Source, IEEE Journal of Solid-State Circuits, vol.8, issue.3, pp.222-226, 1973.

]. K. Lan98, A. J. De-langen, and . Huijsing, Compact Low-Voltage Power-Efficient Operational Amplifier Cells for VLSI, IEEE Journal of Solid-State Circuits, vol.33, issue.10, pp.1482-1496, 1998.

]. K. Las00, E. Lasanen, A. J. Raisanen-routsalainen, and . Kostamovaara, A 1-V 5µW CMOS-Opamp with Bulk-Driven Input Transistors, IEEE Midwest Symposium on Circuits and Systems, issue.10, pp.1038-1041, 2000.

]. G. Leg03, A. Leger, and . Rueda, Simple BIST for Integrator Leak in Second-order Double-loop Sigma-Delta Modulators, Proc. IEEE International Mixed-Signal Testing Workshop, pp.53-57, 2003.

]. G. Leg04a, A. Leger, and . Rueda, A Digital Test for First-Order ?? Modulators, Proc. IEEE Design Europe Conference, pp.706-707, 2004.

]. G. Leg04b, A. Leger, and . Rueda, Digital Test for the Extraction of Integrator Leakage in Firstand Second-order ?? Modulators, IEE Proc.-Circuits Devices Systems, 2004.

]. G. Leg04c, A. Leger, and . Rueda, Digital Diagnosis of Settling Error in ?? Modulators, Proceedings of the XIX Conference on Design of Circuits and Integrated Systems, pp.195-200, 2004.

]. G. Leg05, A. Leger, and . Rueda, A Digital BIST for Amplifier Parametric Faults in ?? Modulators, Proc. IEEE International Mixed-Signal Testing Workshop, pp.22-28, 2005.

]. G. Leg06, A. Leger, and . Rueda, Experimental Validation of a Fully Digital BIST for Cascaded ?? Modulators, IEEE European Test Symposium, pp.131-136, 2006.

]. V. Lib96, F. Liberali, . Maloberti-and-m, and . Stramesi, ADC characterisation using the code density test method with deterministic sampling, Proc. IEEE International Mixed-Signal Testing Workshop, pp.113-118, 1996.

]. K. Lof96 and . Lofstrom, Early Capture for Boundary Scan Timing Measurements, Proc. International Test Conference, pp.417-422, 1996.

]. A. Lu93, G. W. Lu, A. D. Roberts, and . Johns, A High-Quality Analog Oscillator Using Oversampling D/A Conversion Techniques, Proc. IEEE International Symposium on Circuits and Systems, pp.1298-1301, 1993.

]. A. Lu94a, G. W. Lu, A. D. Roberts, and . Johns, A High-Quality Analog Oscillator Using Oversampling D/A Conversion Techniques, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp.437-444, 1994.

]. A. Lu94b, G. W. Lu, and . Roberts, An Analog Multi-tone Signal Generator for Built-in-Self-Test Applications, Proc. IEEE International Test Conference, pp.650-659, 1994.

]. A. Lu98, G. W. Lu, and . Roberts, An Oversampling-Based Analog Multitone Signal Generator, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp.391-394, 1994.

]. M. Lub95, S. Lubaszewski, A. Mir, J. L. Rueda, and . Huertas, Concurrent Error Detection in Analog and Mixed-Signal Integrated Circuits, Proc. IEEE Midwest Symposium on Circuits and Systems, pp.1151-1156, 1995.

]. M. Lub96, S. Lubaszewski, L. Mir, and . Pulz, ABILBO: Analog BuILt-in Block Observer, IEEE International Conference on Computer-Aided Design, pp.600-603, 1996.

]. M. Lub98, M. Lubaszewski, S. Renovell, F. Mir, Y. Azaïs et al., A Built-In Multi- Mode Stimuli Generator for Analogue and Mixed-Signal Testing, IEEE Brazilian Symposium on Integrated Circuit Design, pp.175-178, 1998.

]. M. Lub00, S. Lubaszewski, V. Mir, C. Kolarik, B. Nielsen et al., Design of Self- Checking Fully Differential Circuits and Boards, IEEE Transactions on Very Large Scale Integration Systems, vol.8, issue.2, pp.113-128, 2000.

]. M. Mah87 and . Mahoney, Tutorial: DSP-based testing of analog and mixed-signal circuits, 1987.

]. P. Mal03, S. Malcovati, F. Brigati, F. Francesconi, P. Maloberti et al., Behavioral Modeling of Switched-Capacitor Sigma-Delta Modulators, IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, pp.352-364, 2003.

]. C. Mar02, . Marzocca-and-f, and . Corsi, Mixed-Signal Circuit Classification in a Pseudo-Random Testing Scheme, Journal of Electronic Testing: Theory and Applications, vol.18, issue.3, pp.333-342, 2002.

]. A. Marq98, V. Marques, M. S. Peluso, . Steyaert-and-w, and . Sansen, A 15-bit Resolution 2-MHz Nyquist Rate ?? ADC in a 1-m CMOS Technology, IEEE Journal of Solid-State Circuits, vol.33, issue.7, pp.1065-1075, 1998.

]. S. Max89 and . Max, Fast accurate and complete ADC testing, Proceedings. 'Meeting the Tests of Time'., International Test Conference, pp.111-117, 1989.
DOI : 10.1109/TEST.1989.82284

]. S. Max99a and . Max, Optimum Measurement of ADC Code Transitions Using a Feedback Loop, Proc. IEEE Instrumentation and Measurement Technology Conference, pp.1415-1420, 1999.

]. S. Max99b and . Max, Testing High Speed High Accuracy Analog to Digital Converters Embedded in Systems On a Chip, Proc. IEEE International Test Conference, pp.763-771, 1999.

]. F. Med99, B. Medeiro, A. A. Pérez-verdú, and . Rodríguez-vazquez, A 13-bit 2.2 MS/s, 55-mW Multibit Cascade ?? Modulator in CMOS 0.7-um Single-Poly Technology, IEEE Journal of Solid-State Circuits, vol.34, issue.6, pp.748-760, 1999.

]. J. Mic84, S. K. Michejda, and . Kim, A Precision CMOS Bandgap Reference, IEEE Journal of Solid-State Circuits, vol.19, issue.6, pp.1014-1021, 1984.

]. L. Mil98 and . Milor, A Tutorial Introduction to Research on Analog and Mixed-Signal Circuit Testing, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp.1389-1407, 1998.

]. S. Mir95a, M. Mir, V. Lubaszewski, . Kolarik-and-b, and . Courtois, Analogue On-Line/Off-Line Test Unification for Fully Differential Circuits, Proc. IEEE International Mixed-Signal Testing Workshop, pp.56-61, 1995.

]. S. Mir95b, M. Mir, V. Lubaszewski, A. B. Kolarik, and . Courtois, Programmable self-checking analogue oscillators, IEEE International On-line Testing Workshop, pp.30-33, 1995.

]. S. Mir96a, M. Mir, . Lubaszewski-and-b, and . Courtois, Unified Built-in Self-test for Fully Differential Analog Circuits, Journal of Electronic Testing: Theory and Applications, vol.9, issue.1 2, pp.135-151, 1996.

]. S. Mir96b, M. Mir, V. Lubaszewski, . Kolarik-and-b, and . Courtois, Fault-based Testing and Diagnosis of Balanced Filters, Analog Integrated Circuits and Signal Processing, vol.11, issue.1, pp.5-19, 1996.

]. S. Mir97, A. Mir, J. L. Rueda, . Huertas-and-v, and . Liberali, A BIST Technique for Sigma-Delta Modulators Based on Circuit Reconfiguration, Proc. IEEE International Mixed-Signal Testing Workshop, pp.179-184, 1997.

]. S. Mir02, C. Mir, C. Diedrich, C. Roman, and . Domingues, On-chip test signal generation for acoustic and ultrasound microelectronic interfaces, Proc. IEEE International Mixed-Signal Testing Workshop, pp.137-144, 2002.

]. S. Mir03, L. Mir, C. Rolíndez, . Domingues-and-l, and . Rufer, An implementation of memorybased on-chip analogue test signal generation, Proc. Asia South Pacific Design Automation Conference, Invited Talk, pp.663-668, 2003.

]. N. Nag94, A. Nagi, . J. Chatterjee, and . Abraham, A Signature Analyzer for Analog and Mixedsignal Circuits, Proc. IEEE International Conference on Computer Design: VLSI in Computer and Processors, pp.284-287, 1994.

]. N. Nag98, A. Nagi, H. Chatterjee, J. Yoon, and . Abraham, Signature Analysis for Analog and Mixed-Signal Circuit Test Response Compaction, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.17, issue.6, pp.540-546, 1998.

]. M. Neg03a, L. Negreiros, A. A. Carro, and . Susin, Ultra Low Cost Analog BIST Using Spectral Analysis, Proc. IEEE VLSI Test Symposium, pp.77-82, 2003.

]. M. Neg03b, L. Negreiros, A. A. Carro, and . Susin, A Statistical Sampler for a New On-Line Analog Test Method, Journal of Electronic Testing: Theory and Applications, vol.19, issue.5, pp.585-595, 2003.

]. G. Nic91, D. Nicollini, . R. Senderowicz-s, R. Norsworthy, G. C. Schreier et al., A CMOS Bandgap Reference for Differential Signal Processing Delta-Sigma Delta Converters: Theory, Design and Simulation, IEEE Journal of Solid-State Circuits, vol.26, issue.1, pp.41-50, 1991.

]. M. Ohl91 and . Ohletz, Hybrid Built-In Self-Test (HBIST) for Mixed Analogue-Digital Integrated Circuit, Proc. of the European Test Conference, pp.307-316, 1991.

]. C. Ong01, J. L. Ong, K. T. Huang, and . Cheng, Testing second-order delta???sigma modulators using pseudo-random patterns, Proc. IEEE International Mixed-Signal Testing Workshop, pp.55-71, 2001.
DOI : 10.1016/S0026-2692(02)00096-4

]. C. Ong02, K. T. Ong, and . Cheng, Self-Testing Second-Order Delta-Sigma Modulators Using Digital Stimulus, Proc. IEEE VLSI Test Symposium, pp.123-128, 2002.

]. C. Ong03a, J. L. Ong, K. T. Huang, and . Cheng, Delta-sigma Based Mixed-signal BIST Architecture for SoC, Proc. IEEE International Mixed-Signal Testing Workshop, pp.47-52, 2003.

C. K. Ong, J. L. Huang, and K. T. Cheng, DfT Sigma-Delta Modulator Architecture Implementation, Proc. IEEE International Mixed-Signal Testing Workshop, pp.137-142, 2003.

]. C. Ong04, K. T. Ong, L. C. Cheng, and . Wang, A New Sigma???Delta Modulator Architecture for Testing Using Digital Stimulus, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.51, issue.1, pp.206-213, 2004.
DOI : 10.1109/TCSI.2003.821305

]. C. Pan95, K. T. Pan, and . Cheng, Pseudo-random testing and signature analysis for mixed-signal circuits, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), pp.102-107, 1995.
DOI : 10.1109/ICCAD.1995.479999

]. C. Pan96, K. T. Pan, and . Cheng, Implicit Functional Testing for Analog Circuits, Proc. IEEE VLSI Test Symposium, pp.489-494, 1996.

]. C. Pan97, K. T. Pan, and . Cheng, Pseudorandom Testing for Mixed Signal Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.16, issue.10, pp.1173-1185, 1997.

]. K. Par03, T. Parthasarathy, D. Kuyel, L. Price, D. Jin et al., BIST and Production Testing of ADCs Using Imprecise Stimulus, ACM Transactions on Design Automation of Electronic Systems, vol.8, issue.4, pp.522-545, 2003.

]. E. Per01, A. Peralías, J. L. Rueda, and . Huertas, New BIST Scheme for Structural Testing of Pipelined Analog to Digital Converters, Journal of Electronic Testing: Theory and Applications, vol.17, issue.5, pp.373-383, 2001.

]. G. Pre04, S. Prenat, D. Mir, . Vázquez-and-l, and . Rolíndez, A low-cost digital frequency testing approach for mixed-signal devices using ?? modulation, Proc. IEEE International Mixed- Signal Testing Workshop, pp.107-115, 2004.

]. G. Pre05, S. Prenat, D. Mir, A. L. Vázquez, and . Rolíndez, A low-cost digital frequency testing approach for mixed-signal devices using Sigma Delta modulation, Microelectronics Journal, pp.1080-1090, 2005.

]. B. Pro99, E. Provost, and . Sánchez-sinencio, Auto-Calibrating Analog Timer for On-Chip Testing, Proc. IEEE International Test Conference, pp.541-548, 1999.

]. B. Pro03, E. Provost, and . Sánchez-sinencio, On-Chip Ramp Generators for Mixed-Signal BIST and ADC Self-Test, IEEE Journal of Solid-State Circuits, vol.38, issue.2, pp.263-273, 2003.

]. S. Rab97, . A. Rabii-and-b, and . Wooley, A 1.8-V Digital-Audio Sigma-Delta Modulator in 0.8 µm CMOS, IEEE Journal of Solid-State Circuits, vol.32, issue.6, pp.783-796, 1997.

]. J. [-rac96, . S. Raczkowycz, and . Allot, Embedded ADC characterization techniques using a BIST structure, an ADC model and histogram data, Microelectronics Journal, vol.27, pp.539-549, 1996.

]. B. Raz00, . Boston, M. Mcgraw-hill, F. Renovell, Y. Azaïs et al., Design of Analog CMOS Integrated Circuits On-Chip Analog Output Response Compaction, Proc European Design and Test Conference, pp.568-572, 1997.

]. M. Ren97b, M. Renovell, S. Lubaszewski, F. Mir, Y. Azaïs et al., A Multi-mode Signature Analyser for Analog and Mixed Circuits, Proc. IFIP International Conference on Very Large Scale Integration, pp.65-76, 1997.

]. D. Rib84, M. A. Ribner, and . Copeland, Design Techniques for Cascoded CMOS OP Amps with Improved PSRR and Common-Mode Input Range, IEEE Journal of Solid-State Circuits, vol.19, issue.6, pp.919-925, 1984.

]. G. Rob96 and . Roberts, Metrics, Techniques and Recent Developments in Mixed-Signal Testing, Proc. the IEEE/ACM International Conference on Computer Aided Design, pp.514-521, 1996.

]. G. Rob97 and . Roberts, DFT Techniques for Mixed-Signal Integrated Circuits, Circuits And Systems In The Information Age, pp.251-271, 1997.

]. G. Rob99, . Roberts-and-b, and . Dufort, Making Complex Mixed-Signal Telecommunications Integrated Circuits Testable, IEEE Communications Magazine, pp.90-96, 1999.

]. J. [-roh99, J. A. Roh, and . Abraham, Subband Filtering Scheme for Analog and Mixed-Signal Circuit testing, Proc. IEEE International Test Conference, pp.221-229, 1999.

]. J. [-roh00, J. A. Roh, and . Abraham, A Comprehensive TDM Comparator Scheme for Effective Analysis of Oscillation-Based Test, Proc. IEEE VLSI Test Symposium, pp.143-148, 2000.

]. J. [-roh04, J. A. Roh, and . Abraham, Subband Filtering for Time and Frequency Analysis of Mixed- Signal Circuit Testing, IEEE Transactions on Instrumentation and Measurement, vol.53, issue.2, pp.602-611, 2004.

L. Rolíndez, S. Mir, G. A. Prenat, and . Bounceur, A 0.18 ??m CMOS implementation of on-chip analogue test signal generation from digital test patterns, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.704-705, 2004.
DOI : 10.1109/DATE.2004.1268939

]. R. Ros99, H. Rosing, R. Kerkhoff, . Tangelder-and-m, and . Sachdev, Off-Chip Diagnosis of Aperture Jitter in Full-Flash Analog-to-Digital Converters, Journal of Electronic Testing: Theory and Applications, vol.14, issue.12, pp.67-74, 1999.

]. A. Roy02, S. Roy, A. Sunter, D. Fudoli, . Appello-/-d et al., High Accuracy Stimulus Generation for A, Proc. IEEE International Test Conference, pp.1031-1039, 2002.

]. L. Ruf03, S. Rufer, E. Mir, C. Simeu, and . Domingues, On-chip testing of MEMS using pseudo-random test sequences, Proc. IEEE Symposium on Design, Test, Integration and Packaging of MEMS/MOEMS, pp.50-55, 2003.

]. Sim04, . Simulink, and . And, User's Guide. The MathWorks, Inc, 2004.

]. M. Sla93, . Slamani-and-b, and . Kaminska, T-BIST: A Built-In Self-Test for Analog Circuits based on Parameter Translation, Proc. IEEE Asian Test Symposium, pp.172-177, 1993.

]. H. Sou03, J. Sousa, J. Machado, and . Silva, An algorithm for ADC's harmonic estimation suitable for preliminary BIST operations, Proc. IEEE European Test Workshop, 2003.

]. J. Ste90 and . Steininger, Understanding Wide-Band MOS Transistors, IEEE Circuits and Devices, vol.6, issue.3, pp.26-31, 1990.

]. T. Sto02, . Stockstad-and-h, and . Yoshizawa, A 0.9-V 0.5-µA Rail-to-Rail CMOS Operational Amplifier, IEEE Journal of Solid-State Circuits, vol.37, issue.3, pp.286-292, 2002.

]. S. Sun97, N. Sunter, . Nagi, A. Adc, and . Bist, A Simplified Polynomial-Fitting Algorithm for, Proc. IEEE International Test Conference, pp.389-395, 1997.

]. S. Sun99, . Sunter-and-n, and . Nagi, Test Metrics for Analog Parametrics Faults, Proc. IEEE VLSI Test Symposium, pp.226-234, 1999.

]. E. Ter93, T. Teraoka, I. Kengaku, K. Yasui, T. Ishikawa et al., A Built-In Self-Test for ADC and DAC in a Single-Chip Speech CODEC, Proc. IEEE International Test Conference, pp.791-796, 1993.

]. J. Tof00, C. K. Tofte, J. L. Ong, K. T. Huang, and . Cheng, Characterization of a Pseudo- Random Testing Technique for Analog and Mixed-Signal Built-In-Self-Test, Proc. IEEE VLSI Test Symposium, pp.237-246, 2000.

]. M. Ton93, G. W. Toner, and . Roberts, A BIST Scheme for an SNR Test of a Sigma-Delta ADC, Proc. IEEE International Test Conference, pp.805-814, 1993.

]. M. Ton95, G. W. Toner, and . Roberts, A BIST Scheme for a SNR, Gain Tracking, and Frequency Response Test of a Sigma-Delta ADC, IEEE Transactions on Circuits and Systems- II: Analog and Digital Signal Processing, pp.1-15, 1995.

]. M. Ton96, G. W. Toner, and . Roberts, A Frequency Response, Harmonic Distortion, and Intermodulation Distortion Test for BIST of a Sigma-Delta ADC, IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, pp.608-613, 1996.

]. J. Tur01a and . Turino, Reducing Mixed-Signal SoC Test Costs Using BIST, Proc. IEEE International Mixed-Signal Test Workshop, pp.103-107, 2001.

J. Turino, Built-In Self-Test Streamlines Testing of Mixed-Signal SoCs, Electronic Design, pp.67-74, 2001.

]. P. Var97, A. Variyam, . Chatterjee-and-n, and . Nagi, Low-Cost and Efficient Digital- Compatible BIST for Analog Circuits Using Pulse Response Sampling, Proc. IEEE VLSI Test Symposium, pp.261-266, 1997.

]. P. Var00, . A. Variyam, and . Chatterjee, Digital-Compatible BIST for Analog Circuits Using Transient Response Sampling, IEEE Design and Test of Computers, vol.17, issue.3, pp.106-115, 2000.

]. D. Vaz94, A. Vázquez, J. L. Rueda, and . Huertas, A New Strategy for Testing Analog Filters, Proc. IEEE VLSI Test Symposium, Cherry Hill, pp.36-41, 1994.

]. D. Vaz95, A. Vázquez, J. L. Rueda, and . Huertas, A Solution for the On-Line Test of Analog Ladder Filters, Proc. IEEE VLSI Test Symposium, pp.48-53, 1995.

]. D. Vaz96, J. L. Vázquez, . A. Huertas, and . Rueda, Reducing the Impact of DFT on the Performance of Analog Integrated Circuits: Improved SW-OPAMP Design, Proc. IEEE VLSI Test Symposium, pp.42-47, 1996.

]. D. Vaz98, A. Vázquez, J. L. Rueda, . Huertas-and-e, and . Peralías, A High-Q Bandpass Fully Differential SC Filter with Enhanced Testability, IEEE Journal of Solid-State Circuits, vol.33, issue.7, pp.976-986, 1998.

]. D. Vaz02a, G. Vázquez, A. Huertas, J. L. Rueda, and . Huertas, A Simple and Secure Start-Up Circuitry for Oscillation-Based-Test Application, Analog Integrated Circuits and Signal Processing, vol.32, issue.2, pp.187-190, 2002.

]. D. Vaz02b, G. Vázquez, G. Huertas, A. Leger, J. L. Rueda et al., Practical Solutions for the Application of the Oscillation-Based-Test: Start-Up and On-Chip Evaluation, Proc. IEEE VLSI Test Symposium, pp.433-438, 2002.

]. D. Vaz02c, G. Vázquez, G. Huertas, E. Leger, A. Peralías et al., On- Chip Evaluation of Oscillation-Based-Test Output Signals for Switched-Capacitor Circuits, Analog Integrated Circuits and Signal Processing, vol.33, issue.2, pp.201-211, 2002.

D. Vázquez, G. Leger, G. Huertas, A. Rueda, and J. L. Huertas, A Method for Parameter extraction of Analog Sine-wave Signals for Mixed-Signal Built-In-Self-Test Applications, IEEE Design, Automation and Test in Europe Conference, pp.298-303, 2004.

]. J. Ved03, . J. Vedral, and . Holub, Testing of High Resolution ADC's with deterministic and Stochastic Signals The Netherlands, Proc. IEEE European Test Workshop, Masstricht, pp.19-20, 2003.

]. B. Vei95, G. W. Veillette, and . Roberts, High Frequency Sinusoidal Generation Using Delta- Sigma Modulation Techniques, Proc. IEEE International Symposium on Circuits and Systems, pp.637-640, 1995.

]. B. Vei98, G. W. Veillette, and . Roberts, Spectral-Based Built-In Self-Test Methods for Mixed- Signal Integrated Circuits, Analog and Mixed-Signal Test, pp.153-184, 1998.

]. D. Ven04, . De, A. A. Venuto, and . Richardson, Testing High Resolution ?? ADC's by using the Noise Transfer Function, IEEE European Test Symposium, pp.164-169, 2004.

]. B. Vin94, . Vinnakota-and-r, and . Harjani, The Design of Analog Self-Checking Circuits, Proc. IEEE International Conference on VLSI Design, pp.67-70, 1994.

]. R. Vri97, T. De-vries, E. M. Zwemstra, P. P. Bruls, and . Regtien, Built-In Self-Test Methodology for A/D Converters, Proc. IEEE European Design and Test Conference, pp.353-358, 1997.

]. M. Wal00, . Waltari-and-k, and . Halonen, Reference Voltage Driver for Low-Voltage CMOS A/D Converters, Proc. IEEE International Conference on Electronics, Circuits and Systems, pp.28-31, 2000.

]. Y. Wen00, K. J. Wen, and . Lee, An on chip ADC test structure, Proceedings of the conference on Design, automation and test in Europe , DATE '00, pp.221-225, 2000.
DOI : 10.1145/343647.343765

]. F. Xu99 and . Xu, A New Approach for the Nonlinearity Test of ADCs/DACs an its Application for BIST, Proc. IEEE European Test Workshop, pp.34-38, 1999.

S. Yan and E. Sanchez-sinencio, A Continuous-Time>tex<$Sigma Delta $>/tex<Modulator With 88-dB Dynamic Range and 1.1-MHz Signal Bandwidth, IEEE Journal of Solid-State Circuits, vol.39, issue.1, pp.75-86, 2004.
DOI : 10.1109/JSSC.2003.820856

]. Y. Yang03, A. Yang, M. Chokhawala, J. Alexander, D. Melanson et al., A 114-dB 68-mW Chopper-Stabilized Stereo Multibit Audio ADC in 5, IEEE Journal of Solid- State Circuits, vol.62, issue.38 12, pp.2061-2068, 2003.

M. Yavari-and-o and . Shoaei, Low-voltage low-power fast-settling CMOS operational transconductance amplifiers for switched-capacitor applications, IEE Proc.-Circuits Devices Systems, pp.573-578, 2004.

]. A. Yuk85, . Yukamwarol06c-]-l, S. Rolíndez, A. Mir, J. L. Bounceur et al., A CMOS 8-bit High-Spedd A/D Converter IC Travaux publiés durant la thèse A Sine-Wave Fitting based BIST for high resolution ?? analogue-to-digital converters, Journal of Electronic Testing: Theory and Applications, pp.775-779, 1985.

]. L. Rol06b, S. Rolíndez, J. L. Mir, and . Carbonéro, Design of a 96-dB Audio SD ADC including a BIST Technique for SNDR Testing, DCIS Conference, 2006.

]. A. Bou06d, S. Bounceur, E. Mir, . Simeu-and-l, and . Rolíndez, Estimation of test metrics for multiple analogue parametric deviations, IEEE DTIS, pp.234-239, 2006.

]. A. Bou06c, S. Bounceur, L. Mir, . Rolíndez-and-e, and . Simeu, CAT platform for analogue and mixed-signal test evaluation and optimization, IFIP VLSI-SoC, 2006.

]. A. Bou06b, S. Bounceur, E. Mir, . Simeu-and-l, and . Rolíndez, On the accurate estimation of test metrics for multiple analogue parametric deviations, IEEE International Mixed-Signals Testing Workshop, pp.19-26, 2006.

]. L. Rol06a, S. Rolíndez, A. Mir, . Bounceur, . Jl et al., A SNDR BIST for SD Analogue-to-Digital Converters, IEEE VLSI Test Symposium, pp.314-319, 2006.

]. A. Bou06a, S. Bounceur, L. Mir, . Rolíndez-and-e, and . Simeu, A CAT platform for analogue and mixed-signal test evaluation and optimization, DIGEST OF PAPERS IEEE European Test Symposium, pp.217-222, 2006.

]. G. Pre05, S. Prenat, D. Mir, A. L. Vázquez, and . Rolíndez, A low-cost digital frequency testing approach for mixed-signal devices using Sigma Delta modulation, Microelectronics Journal, pp.1080-1090, 2005.

]. L. Rol05b, S. Rolíndez, A. Mir, J. Bounceur, and . Carbonero, A Digital BIST for a 16-bit audio Sigma Delta Analogue-to-Digital Converter, IEEE International Mixed-Signals Testing Workshop, pp.45-52, 2005.

]. L. Rol05a, S. Rolíndez, G. Mir, and . Prenat, Digital test of a Sigma Delta modulator in a mixedsignal BIST architecture, SPIE VLSI circuits and systems II, pp.502-512, 2005.

]. G. Pre04, S. Prenat, D. Mir, . Vázquez-and-l, and . Rolíndez, A low-cost digital frequency testing approach for mixed-signal devices using Sigma-Delta modulation, IEEE International Mixed-Signal Testing Workshop, pp.107-115, 2004.

S. Mir, L. Rolíndez, G. Prenat, E. Simeu-and-l, and . Rufer, On-chip analogue testing based on Sigma Delta modulation, Workshop on the testing of high resolution mixed signal interfaces, Invited Talk, 2004.

L. Rolindez, S. Mir, G. A. Prenat, and . Bounceur, A 0.18 ??m CMOS implementation of on-chip analogue test signal generation from digital test patterns, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.704-705, 2004.
DOI : 10.1109/DATE.2004.1268939
URL : https://hal.archives-ouvertes.fr/hal-00012860

]. S. Mir03, L. Mir, C. Rolíndez, . Domingues-and-l, and . Rufer, An implementation of memorybased on-chip analogue test signal generation, Asia South Pacific Design Automation Conference, Invited Talk, pp.663-668, 2003.