]. A. Matsuzawa, Low-Voltage and Low-Power Circuit Design for Mixed Analog/Digital Systems in Portabale Equipment, IEEE Journal Solid-State Circuits, issue.1, pp.29-470, 1994.

]. A. Coban, P. E. Allen, . Shi-]-k, K. Shimohigashi, and . Seki, Low-voltage analog IC design in CMOS technology, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.42, issue.11, pp.955-958, 1993.
DOI : 10.1109/81.477206

]. A. Chandrakasan, S. Sheng, R. W. Brodersen, C. Liu, and . Svensson, SC-27 Low-power CMOS digital design Trading speed for low power by choice of supply and threshold voltages A VLSI RISC Banary-decision and RISC-like machine for semicustom design Branch-based digital cell libraries, IEEE J. of Solid-State Circuits Microprocessor and Microsystems Proc. of EURO-ASIC, pp.465-472, 1982.

H. J. Veendrick, Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits, IEEE Journal of Solid-State Circuits, vol.19, issue.4, pp.468-473, 1984.
DOI : 10.1109/JSSC.1984.1052168

E. A. Vittoz, Low-power Low-Voltage Limitations and Prospects in Analog Design " , in Analog Circuit Design edited by, pp.3-16, 1995.

C. C. Enz and E. A. Vittoz, CMOS low-power analog circuit design, Emerging Technologies: Designing Low Power Digital Systems, pp.79-133, 1996.
DOI : 10.1109/ETLPDS.1996.508872
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.131.1003

E. A. Vittoz, Low-power design: ways to approach the limits, Proceedings of IEEE International Solid-State Circuits Conference, ISSCC '94, pp.4-18, 1994.
DOI : 10.1109/ISSCC.1994.344744

R. Castello and P. R. Gray, Performance limitations in switched- capacitor filters, CAS-32, pp.865-876, 1985.
DOI : 10.1109/TCS.1985.1085817

G. Groenewold, Optimal dynamic range integrators, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.39, issue.8, pp.614-627, 1992.
DOI : 10.1109/81.168928
URL : http://repository.tudelft.nl/islandora/object/uuid:0d273428-b0fd-4c17-82b9-7b917e097608/datastream/OBJ/download

R. Hogervorst and &. Huijsing, Design of LowVoltage Low-power CMOS Operational Amplifier Cells, 1996.

K. R. Laker and W. M. Sansen, Design of Analog Integrated Circuits and Systems, Mac Graw Hill, 1994.

K. Bult, Analog CMOS square-law circuits, 1988.

R. J. Wiegerink, Analysis and Synthesis of MOS Translinear Circuits, 1992.
DOI : 10.1007/978-1-4615-3214-9

E. A. Vittoz, Future of analog in the VLSI environment, IEEE International Symposium on Circuits and Systems, pp.1372-1375, 1990.
DOI : 10.1109/ISCAS.1990.112386

E. A. Vittoz, The Design of High-Performance Analog Circuits on Digital CMOS Chips, IEEE Journal of Solid-State Circuits, vol.20, issue.3, pp.657-665, 1985.
DOI : 10.1109/JSSC.1985.1052365

E. A. Vittoz and O. Neyroud, A low-voltage CMOS bandgap reference, IEEE Journal of Solid-State Circuits, vol.14, issue.3, pp.573-577, 1979.
DOI : 10.1109/JSSC.1979.1051218

E. A. Vittoz and J. Fellrath, A MOS analog integrated circuits based on week inversion operation, SC-12, pp.224-231, 1977.

C. C. Enz, Low-power log-domain continuous-time filters: an introduction, Proc. Low-Power-Low-Voltage Workshop of the European Solid-State Circuits Conf. (ESSCIRC'95), 1995.

C. Mead and L. Conway, Introduction to VLSI Systems, 1980.

A. P. Chandrakusan, S. Sheng, and R. W. Brodersen, A Low-Power Circuit Chipset for a Porable Multimedia I/O Terminal, IEEE Journal Solid-State Circuits, pp.29-1415, 1994.

D. Morche, Conception de codeurs sigma-delta en technologie CMOS pour la conversion analogique numérique haute résolution, Thèse: Institut National Polytechnique de Grenoble, p.220, 1994.

R. Behzad, Principles of Data Conversion System Design, 1995.

M. Ismail and T. Fiez, ANALOG VLSI signal and information processing, Mac Graw Hill, pp.25-27, 1994.

B. J. Hosticka, Improvement of the gain of MOS amplifiers, IEEE Journal of Solid-State Circuits, vol.14, issue.6, pp.1111-1114, 1979.
DOI : 10.1109/JSSC.1979.1051324

E. Sackinger and W. Guggenbuhl, A high-swing, high-impedance MOS cascode circuit, IEEE Journal of Solid-State Circuits, vol.25, issue.1, pp.289-298, 1990.
DOI : 10.1109/4.50316
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.27.702

H. C. Yang and D. J. Allstot, An active-feedback cascode current source, IEEE Transactions on Circuits and Systems, vol.37, issue.5, pp.644-646, 1990.
DOI : 10.1109/31.55008

P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, pp.709-718, 1984.

F. Chaahoub, C. Corbex, L. O. Donzelle, A. Gerodolle, and B. Hennion, New CMOS Op Amp Design Dedicated For Low Supply Voltage

A. L. Coban and P. E. Allen, A 1.75V rail-to-rail CMOS op amp, Proc.IEEE ISCAS'94, pp.497-500, 1994.

M. Ismail and T. Fiez, ANALOG VLSI Signal and Information Processing, Mac Graw Hill, pp.87-112, 1994.

J. Huijsing, R. Van-der-plassche, and W. Sansen, ANALOG CIRCUIT DESIGN operational amplifiers, analog to digital convertors, analog computer aided design, p.460, 1993.

K. Bult and G. J. Geelen, A fast-settling CMOS op amp for SC circuits with 90-dB DC gain, IEEE Journal of Solid-State Circuits, vol.25, issue.6, pp.1379-1384, 1990.
DOI : 10.1109/4.62165

D. Morche, F. Balestro, and P. Senn, Convertisseurs analogique-numérique CMOS à haute résolution pour les circuits VLSI audio " . L'écho des RECHERCHES, pp.35-50

B. Hennion and J. Lecourvoisier, OPART, un logiciel d' optimisation de circuits électroniques " . L'écho des RECHERCHES, pp.56-59, 1992.

J. Rijimenants, J. B. Litisios, T. R. Schwarz, and M. G. Degrauwe, ILAC: an automated layout tool for analog CMOS circuits, IEEE Journal of Solid-State Circuits, vol.24, issue.2, pp.417-425, 1989.
DOI : 10.1109/4.18603

M. Kayal, S. Piguet, M. Declercq, and B. Hochet, SALIM: a layout generation tool for analog ICs, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference, pp.751-754, 1988.
DOI : 10.1109/CICC.1988.20819

J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, KOAN/ANAGRAM II: new tools for device-level analog placement and routing, IEEE Journal of Solid-State Circuits, vol.26, issue.3, 1991.
DOI : 10.1109/4.75012

H. Mathias, L. Hébrard, J. Berger-toussan, G. Jacquemod, F. Gaffiot et al., Automatic Layout Generation for CMOS Analog Transistors, IEEE Custom Integrated Circuits Conference, vol.26, pp.330-342, 1994.

U. Choudhury and A. Sangiovanni-vincentelli, Constraint-based channel routing for analog and mixed analog/digital circuits, IEEE Transactions, vol.12, issue.4, pp.497-510, 1993.
DOI : 10.1109/iccad.1990.129879

L. O. Donzelle and P. F. Dubois, A new approach to layout of custom analog cells, Proceedings of the European Conference on Design Automation., pp.480-483, 1991.
DOI : 10.1109/EDAC.1991.206452

L. O. Donzelle, P. F. Dubois, B. Hennion, J. Parissis, and P. Senn, A constraint based approach to automatic design of analog cells, Proceedings of the 28th conference on ACM/IEEE design automation conference , DAC '91, pp.506-509, 1991.
DOI : 10.1145/127601.127722

J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, Analog device-level Layout Automation, 1994.
DOI : 10.1007/978-1-4615-2756-5

R. R. Trautman, Latchup in CMOS technology, 1986.

T. Ohzone and H. Iwata, Transient latchup characteristics in n-well CMOS, IEEE Transactions on Electron Devices, vol.39, issue.8, pp.1870-1875, 1992.
DOI : 10.1109/16.144677

R. Kling and P. Banerjee, ESP: a new standard cell placement package using simulated evolution, 24th ACM/IEEE conference proceedings on Design automation conference , DAC '87, 1985.
DOI : 10.1145/37888.37897

A. Grebne, Bipolar and MOS integreted circuit design, Wiley Inter-Science, 1984.

J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, Techniques for simultaneous placement and routing of custom analog cells in KOAN/ANAGRAM II, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers, 1991.
DOI : 10.1109/ICCAD.1991.185285

T. Ohtsuki55-]-b, P. Hennion, and . Senn, Layout Design and Verification Advances in CAD A new Algorithm for Third Generation Circuit Simulators : the One-Step Relaxation Method, Proc. 22nd IEEE DAC, pp.137-143, 1985.

B. Hennion and P. Senn, Simulation électrique de circuits MOS à grande densité d'intégration, exemple du simulateur électrique ELDO " . L'écho des RECHERCHES, pp.47-58

B. Hennion and D. Clavelier, Analog IC design using a new optimizer, Proc. 3rd PATMOS'93, pp.213-222, 1993.

N. Sherwani, Algorithms for VLSI Physical Design Automation, 1993.

E. Malavasi and A. Sangiovanni-vincentelli, Area routing for analog layout, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.12, issue.8, 1993.
DOI : 10.1109/43.238611

W. Heyns, W. Sansen, and H. Beke, A Line-expansion Algorithm for the General Routing Problem with a guaranted Solution, pp.243-249, 1980.

A. Margarino, A. Romano, A. De-gloria, F. Curatelli, and P. Antognetti, A Tile-Expansion Router, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.6, issue.4, 1987.
DOI : 10.1109/TCAD.1987.1270299

J. M. Cohn, D. J. Garrod, R. A. Rutenbar, and L. R. Carley, KOAN/ANAGRAM II: new tools for device-level analog placement and routing, IEEE Journal of Solid-State Circuits, vol.26, issue.3, pp.330-342, 1990.
DOI : 10.1109/4.75012

C. Tsai, S. Chen, and Z. Feng, An H-V Alternating Router, IEEE Transactions on computer-Aided Design, vol.11, issue.8, 1992.

J. K. Outsterhout, Corner Stitching: A data-structuring Technique for VLSI Layout Tools, IEEE Transactions on computer-Aided Design, vol.3, issue.1, 1984.

M. A. Shand, Algorithms for corner stitched data-structures, Algorithmica, vol.3, issue.3, pp.61-80, 1987.
DOI : 10.1007/BF01840349

C. Y. Lee, An Algorithm for Path Connections and Its Applications, IEEE Transactions on Electronic Computers, vol.10, issue.3, 1961.
DOI : 10.1109/TEC.1961.5219222

E. W. Dijkstra, A note on two problems in connexion with graphs, Numerische Mathematik, vol.4, issue.1, pp.269-271, 1959.
DOI : 10.1007/BF01386390

N. Nilsson, Problem-Solving Methods in Artificial Intelligence, 1971.

E. Felt, E. Charabon, M. E. Malavasi, and A. Sangiovanni-vincentelli, an efficient methodology for symbolic compaction of analog IC's with multiple symmetry constraints, Proc. 1986 IEEE International Conference on CAD, 1992.

M. Minoux, Programmation mathématique " . Collection technique et scientifique des télécommunications, 1983.

M. Kawakita and T. Watanabe, Analog Layout Compaction with a clean-up Function, The Transactions of the IEICE, vol.71, issue.12, pp.1243-1252, 1988.

F. Chaahoub, A. Gerodolle, L. O. Donzelle, and C. Corbex, Coherent Behavior of a Router and Compactor in Analog Circuit Design, Proc. IEEE DATE'98, pp.257-264, 1998.

S. Sahni and A. Bhatt, The Complexity of Design Automation Problems, Proc. IEEE/ACM Design Automation Conf, pp.402-411, 1980.

K. Shahookar and P. Mazumder, VLSI cell placement techniques, ACM Computing Surveys, vol.23, issue.2, 1991.
DOI : 10.1145/103724.103725
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.99.8325

N. Sherwani, Algorithms for VLSI Physical Design Automation, second edition, 1995.
DOI : 10.1007/978-1-4615-2351-2

M. Hanan and J. Kurtzberg, Design Automation of Digital Systems, pp.213-282, 1972.

B. Kernighan and S. Lin, An Efficient Heuristic Procedure for Partitioning Graphs, Bell System Technical Journal, vol.49, issue.2, pp.291-308, 1970.
DOI : 10.1002/j.1538-7305.1970.tb01770.x

C. Fiduccia and R. Mattheyses, A Linear-Time Heuristic for Improving Network Partitions, Proc. IEEE/ACM Design Automation Conference, pp.175-181, 1982.

P. Van-laarhoven and E. Aarts, Simulated Annealing: Theory and Applications, 1987.
DOI : 10.1007/978-94-015-7744-1

N. Metropolis, A. Rosenbluth, M. Rosenbluth, A. Teller, and E. Teller, Equation of State Calculations by Fast Computing Machines, The Journal of Chemical Physics, vol.21, issue.6, pp.1087-1092, 1953.
DOI : 10.1063/1.1699114

D. W. Jepsen and C. D. Jr, Macro placement by Monte Carlo Annealing, Proc. IEEE int. Conf. on Computer Design, pp.495-498, 1984.

D. Wong and C. Liu, A New Algorithm for Floorplan Design, 23rd ACM/IEEE Design Automation Conference, 1986.
DOI : 10.1109/DAC.1986.1586075

K. Lampaert, G. Gielen, and W. Sansen, Performance-Driven Placement of Analog Circuits, Proc. IEEE European Solid-Sate Circuits Conf, pp.156-159, 1994.

K. Lampaert, G. Gielen, and W. Sansen, Direct Performance-Driven Placement of Mismatch-Sensitive Analog Circuits, Proc. ACM/IEEE Design Automation Conf, pp.445-449, 1995.
DOI : 10.1109/edtc.1995.470332
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.3638

K. Lampaert, G. Gielen, and W. Sansen, A performance-driven placement tool for analog integrated circuits, IEEE Journal of Solid-State Circuits, vol.30, issue.7, pp.773-780, 1995.
DOI : 10.1109/4.391116

K. Lampaert, G. Gielen, and W. Sansen, Thermally Constrained Placement of Analog and Smart Power Integrated Circuits, Proc. IEEE European Solid-State Circuits Conf, 1996.

R. Otten and L. Van-ginneken, Floorplan Design using Simulated Annealing, Proc. IEEE Intl. Conf. on Computer-Aided Design, pp.96-98, 1984.
DOI : 10.1007/978-1-4615-0292-0_37

F. Catthoor, H. De-man, and J. Vandewalle, SAMURAI: A general and efficient simulated-annealing schedule with fully adaptive annealing parameters, Integration, the VLSI Journal, vol.6, issue.2, pp.147-178, 1988.
DOI : 10.1016/0167-9260(88)90037-5

M. Kayal, S. Piguet, M. Declercq, and B. Hochet, SALIM: a layout generation tool for analog ICs, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference, 1988.
DOI : 10.1109/CICC.1988.20819

M. Kayal, S. Piguet, M. Declercq, and B. Hochet, An interactive layout generation tool for CMOS analog ICs, 1988., IEEE International Symposium on Circuits and Systems, pp.2431-2434, 1988.
DOI : 10.1109/ISCAS.1988.15434

S. Piguet, F. Rahali, M. Declercq, and M. Kayal, An Analog-Oriented Routing Tool for CMOS Analog Integrated Circuits, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference, pp.80-83, 1989.
DOI : 10.1109/ESSCIRC.1989.5468182

S. Piguet, F. Rahali, M. Kayal, E. Zysman, and M. Declercq, A New Routing Methode for Full Custom Analog ICs, Proc. CICC, 1990.
DOI : 10.1109/cicc.1990.124816

D. J. Garrod, R. A. Rutenbar, and L. R. Carley, Automatic layout of custom analog cells in ANAGRAM, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers, 1988.
DOI : 10.1109/ICCAD.1988.122567