A. Andreini, C. Contiero, and P. Galbiati-«, A New Integrated Silicon Gate Technology Combining Bipolar Linear, CMOS logic, and DMOS Power Parts An Analog Technology Integrates, ED-33, pp.2025-2030, 1986.

E. , C. Contero, P. Galbiati, and A. Andreini, European Patent Application, 0267882, date de publication 18.05 Isolation Technique in Power IC's with Vertical Current Flow, ESSDERC Bibliothèque Compatible CMOS, pp.89-95653, 1984.

C. Lu, An analog/digital BCDMOS technology with dielectric isolation-devices and processes, Commande et de Protection Pour les Application Automobiles de Puissance Intelligente Thèse de 3 ème cycle, INSAT, pp.230-237, 1988.
DOI : 10.1109/16.2443

B. Murari and . La, puissance intégrée n'a pas dit son dernier mot, Composant LDMOS pour Circuits Intégrés Haute tension, pp.26-28, 1992.

M. Puig, . L. Vidal-j, and . Sanchez, smart power high-side switch technology Immunité au latch-up d'une technologie de puissance intelligente CMOS/DMOS basée sur un concept de puits flottant, Thèse de Doctorat de l'université Paul Sabatier (Toulouse), Février 1993. [13] T. EFLAND, « Lateral DMOS Structure Development for Advanced Power Technologies », Technical Joural Propriétés à l'Etat Passant des Transistors DMOS de puissance Coplanaires et Verticaux Thèse de 3 ème cycle, INSAT, pp.1340-1342, 1974.

J. F. Dickson, On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique, IEEE Journal of Solid-State Circuits, vol.11, issue.3, pp.374-378, 1976.
DOI : 10.1109/JSSC.1976.1050739

W. L. Martino, An on-chip back-bias generator for MOS dynamic memory, IEEE Journal of Solid-State Circuits, vol.15, issue.5, pp.26-30, 1980.
DOI : 10.1109/JSSC.1980.1051477

I. Février, M. Bafleur, . Ph, M. Givelin, . Puig et al., Cost-effective Smart Power CMOS/DMOS technology: Design of Main Drining and protection functions DC holding and dynamic triggering characteristics of bulk CMOS latch-up Self-isolation NMOS-DMOS technology for automotive low-side switches Power integrated circuits : problems, tradeoffs and solutions, Analog Integrated Circuits and Signal Processing 8 Proc. Symp. High Voltage end Smart Power IC's, pp.184-185, 1982.

C. E. Cordonnier, Le Sensefet : un MOS à miroir de courant, [25] Austria Mikro Systeme Inernational AG « 0.8 µm HV CMOS Process Parameters », pp.307-31934, 1978.

D. Bied-charreton, Sécurité intrinsèque et sécurité probabiliste dans les transports terrestres, Synthèse INRETS N° 31, 1998.

P. Forin-«, Une nouvelle génération du processeur codé ». Revue générale des Chemins de Fer, 1996.

M. Nicolaidis, Fail-safe interfaces for VLSI: theoretical foundations and implementation, IEEE Transactions on Computers, vol.47, issue.1, pp.62-77, 1998.
DOI : 10.1109/12.656082
URL : https://hal.archives-ouvertes.fr/hal-00013862

R. David and P. Thevenod-fosse, Design of totally self-checking asynchronous modular circuits, J. Des. Automat. Fault Tol. Comput, vol.2, issue.4, pp.271-287, 1978.

J. Viaud and R. David, Sequentially self-checking circuit, The 10 th International Symposium on Fault-Tolerant Computing Digest of papers, pp.263-268, 1980.

M. Nicolaïdis, I. Jansch, and B. Coutrois, Digest of papers, Strongly code disjoint checkers » The 14 th International Symposium on Fault-Tolerant Computing, pp.16-21, 1984.

W. Carter and P. Schneider, design of dynamically checked computer, Information Processing '68, 1968.

N. Gaitanis, A Totally Self-Checking Error Indicator, IEEE Transactions on Computers, vol.34, issue.8, pp.753-761, 1985.
DOI : 10.1109/TC.1985.1676624

T. Nanya and T. Kawamura, On error indication foe totally self checking systems, IEEE Transactions on Computers, vol.36, issue.1, pp.1389-1392, 1987.
DOI : 10.1109/tc.1987.5009484

J. Lo, J. C. Daly, and M. Nicolaidis, Design of Static CMOS Celf Checking Circuits Using Built-In Current Sensing, Proc. IEEE International Symposium on Fault Tolerant Computing, 1992.

C. L. Henderson, J. M. Soden, and C. F. Hawkins, THE BEHAVIOR AND TESTING IMPLICATIONS OF CMOS IC LOGIC GATE OPEN CIRCUITS, 1991, Proceedings. International Test Conference, 1991.
DOI : 10.1109/TEST.1991.519522

T. M. Storen and W. Maly, CMOS Bridging Fault Detection, Proc. of International Test Conference, 1990.

W. Maly, F. J. Ferguson, and J. P. Shen, Systematic Characterization of Physical Defects for Fault Analysis of CMOS IC Cells, Proc. of International Test Conference, 1984.

R. Rodriguez-montanes, E. M. Bruls, and J. Figueras, Bridging defects resistance measurements in a CMOS process, Proceedings International Test Conference 1992, pp.892-899, 1992.
DOI : 10.1109/TEST.1992.527915

F. L. Vargas, M. Nicolaidis, and B. Hamdi, Quiescent current estimation based on quality requirements, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium, 1993.
DOI : 10.1109/VTEST.1993.313311
URL : https://hal.archives-ouvertes.fr/hal-00013997

A. Andreini, C. Contiero, and P. Galbiati-«, A new integrated silicon gate technology combining bipolar linear, CMOS logic, and DMOS power parts, IEEE Transactions on Electron Devices, vol.33, issue.12
DOI : 10.1109/T-ED.1986.22862

S. Krishan, J. Kuo, and I. S. Gaeta, An analog technology integrates bipolar, CMOS, and high-voltage DMOS transistors, IEEE Transactions on Electron Devices, vol.31, issue.1, pp.31-89, 1984.
DOI : 10.1109/T-ED.1984.21479

C. Contero, P. Galbiati, and A. Andreini, European Patent Application, 0267882, date de publication 18, p.5, 1988.

R. Zembrano, Isolation Technique in Power IC's with Vertical Current Flow, ESSDERC, pp.653-656, 1987.

P. Givelin, Bibliothèque Compatible CMOS, DMOS de Fonctions de Commande et de Protection Pour les Applications Automobiles de Puissance Intelligente Thèse de 3 ème cycle, INSAT (Institut National des Sciences Appliques de Toulouse), 1994.

C. Lu, An analog/digital BCDMOS technology with dielectric isolation-devices and processes, IEEE Transactions on Electron Devices, vol.35, issue.2, pp.230-237, 1988.
DOI : 10.1109/16.2443

B. Murari and . La, puissance intégrée n'a pas dit son dernier mot, pp.26-28, 1992.

M. P. Vidal, Immunité au latch-up d'une technologie de puissance intelligente CMOS/DMOS basée sur un concept de puit flottant, Thèse de Doctorat de l'université Paul Sabatier, 1993.

W. Wills, « Get high voltag with low-cost multipler », Electronic design, p.21

W. C. Dunn, Driving and protection of high side NMOS power switches, IEEE Transactions on Industry Applications, vol.28, issue.1, pp.26-30, 1992.
DOI : 10.1109/28.120209

M. Bafleur, . Ph, M. Givelin, . Puig, J. Vidal et al., Cost-effective smart power CMOS/DMOS technology: design of main driving and protection functions, Analog Integrated Circuits and Signal Processing, vol.28, issue.24, pp.233-246, 1995.
DOI : 10.1007/BF01240837

R. D. Rung and H. Momose, DC holding and dynamic triggering characteristics of bulk CMOS latchup, IEEE Transactions on Electron Devices, vol.30, issue.12, pp.1647-1655, 1983.
DOI : 10.1109/T-ED.1983.21426

M. Nicolaidis, N. Zaidan, T. Calin, D. Bied, and . Charreton, ISIS : A Fail-Safe Interface Realised in Smart Power Technology " 6 th IEEE International On-Line Testing Workshop, 2000.

G. Chaumontet, Etude de Faisabilité d'un Microcontrôleur de très Hautes Sécurité, Thèse Doctorat, 1990.

J. Martin and C. Galivel, Le Processeur Codé: Un Nouveau Concept Appliqué à la Sécurité des Systèmes de Transport, 1990.

M. Nicolaidis, Finitely Self-Checking Circuits and their Application on Current Sensors " 11th IEEE VLSI Test Symposium, 1993.
DOI : 10.1109/vtest.1993.313306

M. Nicolaidis, F. Vargas, and B. Courtois, Design of built-in current sensors for concurrent checking in radiation environments, IEEE Transactions on Nuclear Science, vol.40, issue.6, 1993.
DOI : 10.1109/23.273553
URL : https://hal.archives-ouvertes.fr/hal-00013984

M. Nicolaidis, Fault secure property versus strongly code disjoint checkers, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.13, issue.5, pp.651-658, 1994.
DOI : 10.1109/43.277640
URL : https://hal.archives-ouvertes.fr/hal-00013945