A. Amerasekera and C. , Duvvury : ESD in silicon integrated circuits, 1995.

R. G. Wagner, Extent and cost of EOS/ESD damage in an IC manufacturing process, EOS/ESD Symposium, pp.49-55, 1993.

F. Picot, ContributionàContributionà l'Optimisation d'un Flot de Conception SubmicroniquèSubmicroniquè a base de Cellules Pré-Caractérisées, Thèse de doctorat II Sciences et Techniques du Languedoc, 2002.

N. T. Golo, F. G. Kuper, and T. Mouthaan, Zapping thin film transisitors. Microelectronics Reliability, pp.747-746, 2002.

C. Duvvury and A. Amerasekera, ESD: a pervasive reliability concern for IC technologies, Proceedings of the IEEE, pp.690-702, 1993.
DOI : 10.1109/5.220901

E. Standard, Field induced Charged-Device Model, Test method for Electrostatic Discharge withstand thresholds of microelectronics components, pp.22-101, 1995.

S. Sowariraj, Full Chip Modelling of ICs under CDM Stress, Thèse de doctorat, 2005.

H. Gieser and P. Egger, Influence of tester parasitics on charged device model failure thresholds, EOS/ESD Symposium, pp.69-84, 1994.

M. Chaine, Investigation into socketed CDM (SDM) tester parasitics, EOS/ESD Symposium, pp.301-308, 1998.

T. Maloney and N. Khurana, Transmission line pulsing techniques for circuits modelling of ESD phenomena, 7th EOS/ESD Symposium, pp.49-55, 1985.

N. Mauran, Conception et réalisation d'un banc de caractérisation sous pointes pour mesures impulsionnelles hauté energie, 2 juillet, 2003.

C. Musshoff, Risetime effects of HBM and square pulses on the failure thresholds of GGNMOS-transistors, Microelectronics Reliability, vol.36, issue.11-12, pp.1743-1746, 1996.
DOI : 10.1016/0026-2714(96)00188-6

W. Stadler, Does the ESD-failure current obtained by transmission-line pulsing always correlate to human body model tests?, EOS/ESD Symposium, pp.366-372, 1997.
DOI : 10.1016/S0026-2714(98)00180-2

M. Kelly, G. Servais, T. Diep, D. Lin, S. Twerefour et al., A comparison of electrostatic discharge models and failure signatures for CMOS integrated circuits devices, Proceedings of 17th EOS/ESD Symposium, pp.175-185, 1995.

N. Guitard, Different Failure signatures of multiple TLP and HBM Stresses in an ESD robust protection structure, Microelectronics Reliability, vol.45, issue.9-11, pp.1415-1420, 2005.
DOI : 10.1016/j.microrel.2005.07.030
URL : https://hal.archives-ouvertes.fr/hal-00401483

H. Geiser, Haunschild : Very-fast Transmission Line Pulsing of integrated structures and the charged device model, Dans EOS/ESD Symposium, pp.85-94, 1996.

C. Oryx-instruments, A flexible Bench Top TLP/VF-TLP Test System

T. C. Hang, C. Kou, M. K. Radhakrishnan, and N. M. Iyer, Physical Failure Anlaysis to distinguish EOS and ESD failures, 9th IPFA, pp.65-69, 2002.

R. Degraeve, B. Kaczerand, and G. Groeseneken, Degradation and breakdown in thin oxide laters : mechanisms, models and reliability prediction, pp.1445-1460, 1999.

R. H. Fowler and L. Nordheim, Electron in Intense Electric Field, Proc. Soc. London Ser. A, pp.173-181, 1928.

W. D. Zhang, M. Lalor, D. Burton, R. Degraeve, and G. Groeseneken, On the mechanism of electron trap generation in gate oxides, Microelectronics Engineering, pp.89-94, 2001.
DOI : 10.1016/S0167-9317(01)00652-9

P. Bellutti and N. Zorzi, High electric field induced positive charges in thin gate oxide, Solid-State Electronics, vol.45, issue.8, pp.1333-1338, 2001.
DOI : 10.1016/S0038-1101(01)00025-9

M. L. Green, E. P. Gusev, R. Degreave, and E. L. Garfunkel, Ultrathin (<4nm) SiO2 and Si-O-N gate dielectric layers for silicon microelectronics : Understanding the processing , structure, and physical and electrical limits, Applied physics reviews, issue.5, pp.902057-2121, 2001.

D. J. Dimaria, Defect production, degradation, and breakdown of silicon dioxide films, Solid-State Electronics, vol.41, issue.7, pp.957-965, 1997.
DOI : 10.1016/S0038-1101(97)00006-3

W. D. Zhang, M. J. Uren, G. Groeseneken, R. Degraeve, M. Lalor et al., Dependence of energy distributions of interface states on stress conditions, Microelectronic Engineering, vol.59, issue.1-4, pp.95-99, 2001.
DOI : 10.1016/S0167-9317(01)00678-5

R. Degraeve, P. E. Nicollian, W. R. Hunter, and J. C. Hu, Experimental evidence for voltage driven breakdown models in ultrathin gate oxides, IEEE 38th Annual IRPS, pp.7-15, 2000.

S. K. Lai, Interface trap generation in silicon dioxide when electrons are captured by trapped holes, Journal of Applied Physics, vol.54, issue.5, pp.2540-2545, 1983.
DOI : 10.1063/1.332323

W. D. Zhang, C. Z. Zhao, H. K. Sii, G. Groeseneken, R. Degraeve et al., Beech : Relation between hole traps and hydrogenous species in silicon dioxides, Solid-State Electronics, 2002.

F. Saigne, Une nouvelle approche de la sélection des composants de type MOS pour l'environnement radiatif spatial, Thèse de doctorat, 1998.

A. J. Lelis, T. R. Oldham, H. E. Boesch, and F. B. Mclean, The nature of the trapped hole annealing process, IEEE Transactions on Nuclear Science, vol.36, issue.6, pp.1808-1815, 1989.
DOI : 10.1109/23.45373

J. Wu, P. Juliano, and E. Rosenbaum, Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions, Microelectronics Reliability, vol.41, issue.11, pp.1771-1779, 2001.
DOI : 10.1016/S0026-2714(01)00033-6

S. Haendler, F. Dieudonné, J. Jomaah, F. Balestra, C. Raynaud et al., Impact of front oxide quality on transient effects and low-frequency noise in partially and fully depleted SOI N-MOSFETs, Solid-State Electronics, vol.46, issue.7, pp.1013-1017, 2002.
DOI : 10.1016/S0038-1101(02)00035-7

Y. Fong and C. Hu, The effects of high electric field transients on thin gate oxide MOSFETs, pp.252-257, 1987.

J. Colvin, The identification and analysis of latent ESD damage on CMOS input gates, EOS/ESD Symposium, pp.109-116, 1993.
DOI : 10.1016/0304-3886(94)90036-1

J. Suné, I. Placencia, N. Barniol, E. Farrés, and F. , On the breakdown statistics of very thin SiO2 films, Thin Solid Films, vol.185, issue.2, pp.347-362, 1990.
DOI : 10.1016/0040-6090(90)90098-X

. Heyns, Analysis of the gate voltage fluctuations in ultra-thin gate oxides after soft breakdown, Dans IEDM, pp.909-912, 1998.

R. Degraeve, G. Groeseneken, R. Bellens, J. L. Ogier, M. Depas et al., New insights in the relation between electron trap generation and the statistical properties of oxide breakdown, IEEE Transactions on Electron Devices, vol.45, issue.4, pp.904-911, 1998.
DOI : 10.1109/16.662800

R. Degraeve, G. Groeseneken, R. Bellens, M. Depas, and H. E. Maes, A consistent model for the thickness dependence of intrinsic breakdown in ultra-thin oxides, Proceedings of International Electron Devices Meeting, pp.863-866, 1995.
DOI : 10.1109/IEDM.1995.499353

T. Tomita, H. Utsunomiya, T. Sakura, and Y. Kamakura, A new soft breakdown model for thin thermal SiO/sub 2/ films under constant current stress, IEEE Transactions on Electron Devices, vol.46, issue.1, pp.159-164, 1999.
DOI : 10.1109/16.737455

R. Subramoniam, R. S. Scott, and D. J. , Dumin : A statistical Model of Oxide Breakdown based on a Physical description of Wearout, Dans IEDM, pp.135-138, 1992.

]. N. Bibliographie48, M. Shiono, and . Itsumi, A lifetime projection method using series model and acceleration factors for TDDB failures of thin gate oxides, Dans IRPS, pp.1-6, 1993.

G. Groeseneken, Hot carrier degradation and ESD in submicron CMOS technomogies : How do they interact, EOS/ESD Symposium, pp.276-286, 2000.

W. D. Greason, Chum : Characterisation of charge accumulation and detrapping processes related to latent failure in CMOS integrated circuits, pp.586-593, 1991.

F. Weitzsch, A discussion of some known physical models for second breakdown, IEEE Transactions on Electron Devices, vol.13, issue.11, 1966.
DOI : 10.1109/T-ED.1966.15833

. Ph and . Leturcq, ComportementélectriqueComportementélectrique et thermique des transistors bipolaires aux forts niveaux de tension et de courant : application aux phénomènes de second claquage, Thèse de doctorat, 1969.

J. C. Reiner, T. Keller, H. Jäggi, and S. Mira, Impact of ESD-induced soft drain junction damage on CMOS product lifetime, Microelectronics Reliability, vol.40, issue.8-10, pp.1619-1628, 2000.
DOI : 10.1016/S0026-2714(00)00179-7

T. J. Lanoney, Integrated circuit metal in the charged device model : Bootstrap heating, melt damage, and scaling laws, EOS/ESD Symposium, pp.371-376, 1992.

A. Amerasekera and F. Najim, Failure Mechanisms in Semiconductor, 1996.

S. Voldman, R. Gauthier, D. Reinhart, and K. , Morrisseau : High-current transmission line pulse characterization of aluminum and copper interconnects for advanced CMOS semiconductor technologies, IEEE 36th Annual Internationnal Reliability Physics Symposium, pp.293-301, 1998.

H. Wolf, H. Gieser, W. Soldner, and H. Gobner, A Dedicated TLP Set-Up to Investigate the ESD Robustness of RF Elements and Circuits, 16th Annual ESREF, pp.1421-1424, 2005.
DOI : 10.1016/j.microrel.2005.07.032

V. Vassilev, G. Groeseneken, S. Jenei, R. Venegas, M. Steyaert et al., Modelling and extraction of RF performance parameters of CMOS Electrostatic Discharge protection devices, EOS/ESD Symposius, pp.111-118, 2002.

C. Jahan, S. Bruyère, G. Ghibaudo, and E. Vincent, Barla : Model for the oxide thickness dependence of SILC generation based on anode hole injection process, Microelectronic Engineering, vol.39, pp.791-795, 1999.

T. Wang, N. L. Zous, C. Lai, and . Huang, Hot hole stress induced leakage current (SILC) transient in tunnel oxides, IEEE 36th Annual Internationnal Reliability Physics Symposium, pp.411-413, 1998.
DOI : 10.1109/55.728896

T. Nigam, R. Degraeve, G. Groeseneken, M. M. Heyns, and H. E. , Maes : A fast and simple methodology for lifetime prediction of ultra-thin oxides, IEEE37th Annual Internationnal Reliability Physics Symposium, pp.381-388, 1999.

C. Leroux, G. Ghibaudo, G. Reimbold, R. Clerc, and S. Mathieu, Oxide thickness extraction methods in the nanometer range for statistical measurements, Solid-State Electronics, vol.46, issue.11, pp.461849-1854, 2002.
DOI : 10.1016/S0038-1101(02)00164-8

F. Lime, R. Clerc, G. Ghibaudo, G. Pananakakis, and G. Guégan, Impact of gate tunneling leakage on the operation of NMOS transistors with ultra-thin gate oxides, Microelectronic Engineering, vol.59, issue.1-4, pp.119-125, 2001.
DOI : 10.1016/S0167-9317(01)00682-7

M. Margala and I. Pecuh, Testing of deep-submicron battery-operated circuits using new fastcurrent monitoring scheme, IEEE International Proceedings Workshop on Defect Based Testing, pp.65-69, 2000.

E. P. Vandamme, D. Schreurs, C. Van-dinther, and G. Badenes, Development of a RF large signal MOSFET model, based on an equivalent circuit, and comparison with the BSIM3v3 compact model, Solid-State Electronics, vol.46, issue.3, pp.353-360, 2002.
DOI : 10.1016/S0038-1101(01)00108-3

J. G. Su, S. C. Wong, C. Y. Chang, T. Y. Huang, and L. Deferm, The extraction of MOSFET gate capacitance from S-parameter measurements, Solid-State Electronics, vol.46, issue.8, pp.1163-1167, 2002.
DOI : 10.1016/S0038-1101(02)00022-9

A. Kerlain and V. Mosser, Robust, versatile, direct low-frequency noise characterization method for material/process quality control using cross-shaped 4-terminal devices, Microelectronics Reliability, vol.45, issue.9-11, pp.1327-1330, 2005.
DOI : 10.1016/j.microrel.2005.07.015

R. Plana, Bruit de fond dans les transistorsàtransistorsà effet de champ et bipolaires pour microondes, Thèse de doctorat, Faculté de Sciences de L'université de Toulouse, 1993.

A. Van-der and . Ziel, Noise in solid-state devices and lasers, Proceedings of the IEEE, pp.1178-1206, 1970.
DOI : 10.1109/PROC.1970.7896

G. Ghibaudo and T. Boutchacha, Electrical noise and RTS fluctuations in advanced CMOS devices. Microelectronics Reliability, pp.573-582, 2002.

A. Cester, L. Bandiera, G. Ghidini, and I. Bloom, Soft breakdown current noise in ultra-thin gate oxides, Solid-State Electronics, vol.46, issue.7, pp.1019-1025, 2002.
DOI : 10.1016/S0038-1101(02)00036-9

L. K. Vandamme and R. Feyaerts, 1/f noise in pentacene and poly-thienylene vinylene thin film transistors, Journal of Applied Physics, vol.91, issue.2, pp.719-723, 2002.
DOI : 10.1063/1.1423389

K. H. Duh, Van Der Ziel : Hooge parameters for various FET structures, IEEE Transactions on Electron Devices, vol.32, issue.3, pp.662-666, 1985.

M. Borgarino, J. Kuchenbecker, J. G. Tartarin, and L. Bary, Hot carrier effects in Si-SiGe HBTs, IEEE Transactions on Device and Materials Reliability, vol.1, issue.2, pp.86-94, 2001.
DOI : 10.1109/7298.956701

L. Ren and S. Okhonin, Ilegems : Low frequency Noise in Electrically Stressed n-MOSFETs. Solid-State Electronics, pp.849-856, 1999.
DOI : 10.1016/s0038-1101(98)00329-3

S. L. Jang, H. K. Chen, and K. M. , Low-frequency noise characteristics of hot carrier-stressed buried-channel pMOSFETs, Solid-State Electronics, vol.42, issue.3, pp.411-418, 1998.
DOI : 10.1016/S0038-1101(97)00209-8

K. S. Wills, C. Duvvury, and O. Adams, Photoemission testing for ESD failures. Advantage and limitations, EOS/ESD Symposium, pp.53-61, 1988.

C. Russ, K. Bock, M. Rasras, I. De-wolf, G. Groeseneken et al., Non-uniform triggering of gg-nMOSt investigated by combined emission microscopy and transmission line pulsing, EOS/ESD Symposium, pp.177-186, 1998.
DOI : 10.1016/S0026-2714(99)00072-4

T. Wilson and C. J. Sheppard, Observations of dislocations and jonction irregularities in bipolar transistors using the OBIC mode of the scanning optical microscope, Solid-State Electronics, issue.11, pp.291189-1194, 1986.

. Lewis, Study of the impact of multiple ESD stresses, pp.35-37, 2004.

J. Rivenc, Electrostatic discharges in automotive environment : from the sources characterization to the requirement sheet, pp.1-6, 2004.

W. D. Greason, Electrostatic damage in Electronics devices and systems. Research studies press, 1989.

O. J. Mcateer and R. E. , Twist : Latent ESD failures, EOS/ESD Symposium Proceedings, p.41, 1982.

G. Boselli and C. , Duvvury : Trends and challenges to ESD and latch-up designs for nanometer CMOS technologies, Microelectronics Reliability, vol.45, pp.9-111406, 2005.
DOI : 10.1016/j.microrel.2005.07.028

N. Guitard, D. Trémouilles, S. Alves, M. Bafleur, F. Beaudoin et al., Wislez : ESD induced latent defects in CMOS ICs and reliability impact, 26th Annual Electrical Overstress/Electrostatic Discharges Symposium EOS/ESD, pp.174-181, 2004.

M. Bafleur, D. Tremouilles, S. Alves, F. Beaudoin, P. Perdu et al., Impact of CDM ESD stress on CMOS ICs reliability Saint Martin : Application de l'analyse de signatures de défaillancè a la localisation de composants défaillants suitè a un stress par déchargesdéchargesélectrostatiques, Thèse de doctorat, LAAS/CNRS and CNES, pp.9-11, 2001.

S. Alves, Analyse de signatures de défaillances duesàduesà une déchargé electrostatique de type CDM, 2001.

T. Beauchêne, D. Lewis, P. Perdu, F. Beaudoin, and P. Fouillat, Touboul : ESD defect localisation using photovoltaic laser stimulation techniques : Optimization and interpretation, pp.179-182, 2003.

D. Trémouilles, Design guidelines to achieve a very high ESD robustness in a self-biased NPN, EOS/ESD Symposium, pp.281-288, 2002.

S. Haendler, J. Jomaah, G. Ghibaudo, and F. Balestra, Improved analysis of low frequency noise in dynamic threshold MOS/SOI transistors, Microelectronics Reliability, vol.41, issue.6, pp.855-860, 2001.
DOI : 10.1016/S0026-2714(01)00021-X

M. Tsai and T. Ma, The impact of device scaling on the current fluctuation in MOSFET's. IEE Transactions on electrons devices, pp.412061-2068, 1994.