Skip to Main content Skip to Navigation
Theses

Contribution pour l'amélioration de la robustesse et du bruit de phase des synthétiseurs de fréquences.

Abstract : This study is about the contribution of automatics in fully integrated on chip radio frequency synthesizers. This study pays attention to the output Giga Hertz frequency spectral purity which has to be optimal. Frequency synthesizers are based on Phase Locked Loops architectures (PLL). This work deals with these nonlinear system modelling and proposes improvements for noise and robustness analysis especially with a tool for semi-global stability and robustness analysis. Thanks to these tools, a new fractional frequency synthesizer has been optimized, designed and tested. This work is also widened to digital PLL architectures whose performances are improved by the use of an innovative observer and a robust controller obtained by the Hinfinity synthesis method. Tools are elaborated in order to implement these controllers on the minimum silicon area.
Complete list of metadatas

Cited literature [51 references]  Display  Hide  Download

https://tel.archives-ouvertes.fr/tel-00137092
Contributor : Marc Houdebine <>
Submitted on : Friday, March 16, 2007 - 3:37:53 PM
Last modification on : Friday, November 6, 2020 - 4:05:46 AM
Long-term archiving on: : Wednesday, April 7, 2010 - 1:37:43 AM

Identifiers

  • HAL Id : tel-00137092, version 1

Collections

Citation

Marc Houdebine. Contribution pour l'amélioration de la robustesse et du bruit de phase des synthétiseurs de fréquences.. Micro et nanotechnologies/Microélectronique. Institut National Polytechnique de Grenoble - INPG, 2006. Français. ⟨tel-00137092⟩

Share

Metrics

Record views

543

Files downloads

1382