M. Kham, H. Mubarek, J. Bonar, P. Ashburn, P. Ward et al., 110-GHz f/sub T/ silicon bipolar transistors implemented using fluorine implantation for boron diffusion suppression, IEEE Transactions on Electron Devices, vol.53, issue.3, pp.545-552, 2005.
DOI : 10.1109/TED.2005.864368

M. Ugajin, J. Kodate, Y. Kobayashi, S. Konaka, and T. Sakai, Very-high f/sub T/ and f/sub max/ silicon bipolar transistors using ultra-high-performance super self-aligned process technology for low-energy and ultra-high-speed LSI's, Proceedings of International Electron Devices Meeting, pp.735-738, 1995.
DOI : 10.1109/IEDM.1995.499323

J. Warnock, J. Cressler, K. Jenkins, T. Chen, J. Sun et al., « 50-GHz self-aligned silicon bipolar transistors with ion-implanted base profiles », Electron Device Letters, IEEE, vol.11, issue.10, pp.475-477, 1990.
DOI : 10.1109/55.63001

J. Bock, H. Knapp, K. Aufinger, T. Meister, M. Wurzer et al., High-performance implanted base silicon bipolar technology for RF applications, High-performance implanted base silicon bipolar technology for RF applications », Electron Devices, pp.2514-2519, 2001.
DOI : 10.1109/16.960376

Y. Wei, D. Scott, Y. Dong, A. Gossard, and M. , « A 160-GHz f t and 140-GHz f max submicrometer InP DHBT in MBE regrown-emitter technology », Electron Device Letters, pp.232-234, 2004.

D. Scott, Y. Wei, Y. Dong, A. Gossard, and M. , « A 183 GHz f t and 165 GHz f max regrown-emitter DHBT with abrupt InP emitter », Electron Device Letters, pp.360-362, 2004.

J. Li, M. Chen, D. Hitko, C. Fields, B. Shi et al., « A submicrometer 252 GHz f t and 283 GHz f max InP DHBT with reduced C BC using selectively implanted buried subcollector (SIBS) », Electron Device Letters, IEEE, vol.26, issue.3, pp.136-138, 2005.

Z. Griffith, Y. Kim, M. Dahlstrom, A. Gossard, M. Rodwell et al., InGaAs-InP metamorphic DHBTs grown on GaAs with lattice-matched device performance and f t , f max ¿268 GHz », Electron Device Letters, 280 GHz f t InP DHBT with 1.2 µm 2 base-emitter junction area in MBE regrown-emitter technology Device Research Conference, pp.675-677, 2004.

W. Hafez, J. Lai, and M. Feng, « Submicron InP-InGaAs single heterojunction bipolar transistors with f t of 377 GHz », Electron Device Letters, pp.292-294, 2003.

Z. Griffith, M. Dahlstrom, M. Rodwell, X. Fang, D. Lubyshev et al., « InGaAs-InP DHBTs for increased digital IC bandwidth having a 391-GHz f t and 505-GHz f max », Electron Device Letters, IEEE, vol.26, issue.1, pp.11-13, 2005.

T. Hussain, Y. Royter, D. Hitko, M. Montes, M. Madhav et al., « First demonstration of sub-0.25µm-width emitter InP-DHBTs with ¿ 400 GHz f t and ¿ 400 GHz f max, Electron Devices Meeting, pp.553-556, 2004.

Z. Griffith, M. Rodwell, X. Fang, D. Loubychev, Y. Wu et al., InP DHBTs with 120-nm collector having simultaneously high f t , f max >450 GHz », Electron Device Letters, IEEE, vol.26, issue.8, pp.530-532, 2005.

M. Feng, W. Hafez, and J. Lai, Over 500 GHz InP heterojunction bipolar transistors, 16th IPRM. 2004 International Conference on Indium Phosphide and Related Materials, 2004., pp.653-658, 2004.
DOI : 10.1109/ICIPRM.2004.1442811

W. Hafez and M. Feng, 25 µm emitter InP SHBTs with f t = 550 GHz and BV CEO ¿ 2V, Electron Devices Meeting, pp.549-552, 2004.

K. Washio, E. Ohue, K. Oda, M. Tanabe, H. Shimamoto et al., « 95 GHz f t selfaligned selective epitaxial SiGe HBT with SMI electrodes, pp.312-313, 1998.

Y. Kiyota, T. Hashimoto, T. Udo, A. Kodama, H. Shimamoto et al., 190-GHz f/sub T/, 130-GHz f/sub max/ SiGe HBTs with heavily doped base formed by HCl-free selective epitaxy, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, pp.139-142, 2002.
DOI : 10.1109/BIPOL.2002.1042904

B. Jagannathan, M. Meghelli, A. Rylyakov, R. Groves, A. Chinthakindi et al., 2-ps ECL ring-oscillator in a 285-GHz f max SiGe technology », Electron Device Letters, IEEE, vol.4, issue.23 9, pp.541-543, 2002.

S. Jeng, B. Jagannathan, J. Rieh, J. Johnson, K. Schonenberg et al., « A 210-GHz f t SiGe HBT with a non-self-aligned structure », Electron Device Letters, pp.542-544, 2001.

L. Tiemeijer, H. Boots, R. Havens, A. Scholten, P. De-vreede et al., « A record high 150 GHz f max realized at 0.18 µm gate length in an industrial RF-CMOS technology, Electron Devices Meeting, 2001. IEDM Technical Digest. International
DOI : 10.1109/iedm.2001.979471

M. Vanmackelberg, S. Boret, D. Gloria, O. Rozeau, R. Gwoziecki et al., 90nm SOI-CMOS of 150GHz f/sub max/ and 0.8dB NF/sub min/ @6GHz for SOC, IEEE International SOI Conference SOI-02, pp.153-154, 2002.
DOI : 10.1109/SOI.2002.1044456

J. Guo, C. Huang, K. Chan, W. Lien, C. Wu et al., « 0.13µm low voltage logic based RF CMOS technology with 115GHz f t and 80GHz f max, Microwave Conference, pp.683-686, 2003.

C. Wann, F. Assaderaghi, L. Shi, K. Chan, S. Cohen et al., « High-performance 0.07-µm CMOS with 9.5-ps gate delay and 150 GHz f t », Electron Device Letters, IEEE, vol.18, issue.12, pp.625-627, 1997.

J. Guo, W. Lien, M. Hung, C. Liu, C. Chen et al., Cu CMOS logic based SoC technology for 10 Gb transceiver with 115 GHz f t , 80 GHz f max RF CMOS, high-Q MiM capacitor and spiral Cu inductor », in VLSI Technology, Digest of Technical Papers. 2003 Symposium on, pp.39-40, 2003.

W. Jeamsaksiri, A. Mercha, J. Ramos, D. Linten, S. Thijs et al., « Integration of a 90nm RF CMOS technology (200GHz f max -150GHz f t NMOS) demonstrated on a 5GHz LNA », in VLSI Technology, Digest of Technical Papers. 2004 Symposium on, pp.100-101, 2004.

C. Chen, C. Chang, C. Chao, J. Kuan, C. Chang et al., A 90 nm CMOS MS/RF based foundry SOC technology comprising superb 185 GHz f/sub T/ RFMOS and versatile, high-Q passive components for cost/performance optimization, IEEE International Electron Devices Meeting 2003, pp.2-5, 2003.
DOI : 10.1109/IEDM.2003.1269161

J. Plouchart, N. Zamdmer, J. Kim, R. Trzcinski, S. Narasimha et al., A 243-GHz<tex>$F_t$</tex>and 208-GHz<tex>$F_max$</tex>, 90-nm SOI CMOS SoC Technology With Low-Power mmWave Digital and RF Circuit Capability, IEEE Transactions on Electron Devices, vol.52, issue.7, pp.1370-1375, 2005.
DOI : 10.1109/TED.2005.850638

S. Sawada, T. Ohnishi, T. Saitoh, K. Yuki, K. Hasegawa et al., « A high performance 0.18µm BiCMOS technology employing high carbon content in the base layer of the SiGe HBT to achieve low variability of hFE, pp.119-122, 2003.

F. Sato, T. Hashimoto, H. Fujii, H. Yoshida, H. Suzuki et al., A 0.18-??m RF SiGe BiCMOS technology with collector-epi-free double-poly self-aligned HBTs, IEEE Transactions on Electron Devices, vol.50, issue.3, pp.669-675, 2003.
DOI : 10.1109/TED.2003.810464

URL : https://hal.archives-ouvertes.fr/in2p3-01152574

T. Hashimoto, F. Sato, T. Aoyama, H. Suzuki, H. Yoshida et al., « A 73 GHz f t 0.18 µm RF-SiGe BiCMOS technology considering thermal budget trade-off and with reduced boron-spike effect on HBT characteristics, pp.149-152, 2000.

S. Wada, Y. Nonaka, T. Saito, T. Tominari, K. Koyu et al., « A manufacturable 0.18-µm SiGe BiCMOS technology for 40-Gb/s optical communication LSIs, pp.84-87, 2002.

T. Hashimoto, Y. Nonaka, T. Saito, K. Sasahara, T. Tominari et al., « Integration of a 0.13- µm CMOS and a high performance self-aligned SiGe HBT featuring low base resistance, pp.779-782, 2002.

J. Jeng, E. Eld, G. Freeman, D. Ahlgren, and «. A. , 13 µm BiCMOS technology featuring a, pp.280-203, 2003.

K. Hsieh, T. Knotts, G. Baldwin, and T. Hornak, « A 12-bit 1-Gword/s GaAs digitalto-analog converter system », Solid-State Circuits, IEEE Journal, vol.223, issue.6 11, pp.1048-1055, 1987.

J. Naber, H. Singh, R. Sadler, J. Latusis, and W. Tanis, A low-power, high-speed 10-bit GaAs DAC, 12th Annual Symposium on Gallium Arsenide Integrated Circuit (GaAs IC), pp.33-36, 1990.
DOI : 10.1109/GAAS.1990.175441

P. Vorenkamp, J. Verdaasdonk, R. Van-de-plassche, and D. Scheffer, A 1 Gs/s, 10b digital-to-analog converter, Proceedings of IEEE International Solid-State Circuits Conference, ISSCC '94, pp.52-53, 1994.
DOI : 10.1109/ISSCC.1994.344730

K. Baek, M. Choe, E. Merlo, and S. Kang, « 1-GS/s, 12-bit SiGe BiCMOS D/A converter for high-speed DDFs, Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 International Symposium on, pp.901-904, 2003.

S. Seki, T. Saito, H. Fujishiro, S. Nishi, and Y. Sano, « An 8-bit 1-GHz digital to analog converter using 0.5 µm gate inverted HEMTs, Electron Devices Meeting, pp.770-773, 1988.
DOI : 10.1109/iedm.1988.32925

B. Jewett, J. Liu, K. Poulton, and «. A. , 2GS/s 15b DAC for precision signal generation, Solid-State Circuits Conference Digest of Technical Papers. ISSCC. 2005 IEEE International, pp.110-587, 2005.

B. Schafferer and R. Adams, « A 3V CMOS 400mW 14b 1.4GS/s DAC for multi-carrier applications Digest of Technical Papers. ISSCC, Solid-State Circuits Conference, pp.360-532, 2004.

M. Choe, K. Baek, and M. Teshome, « A 1.6-GS/s 12-bit return-to-zero GaAs RF DAC for multiple Nyquist operation », Solid-State Circuits, IEEE Journal, vol.403, issue.12 11, pp.2456-2468, 2005.

F. Weiss and T. Bowman, A 14-bit, 1 Gs/s DAC for direct digital synthesis applications, [1991] GaAs IC Symposium Technical Digest, pp.361-364, 1991.
DOI : 10.1109/GAAS.1991.172714

T. Schaffer, H. Warren, M. Bustamante, and K. Kong, A 2 GHz 12-bit digital-to-analog converter for direct digital synthesis applications, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996, pp.61-64, 1996.
DOI : 10.1109/GAAS.1996.567646

G. Priatko, B. Thompson, and J. Kaskey, A hybrid 3 Gs/s, 6-bit digital to analog converter, Proceedings., Eighth University/Government/Industry Microelectronics Symposium, pp.160-164, 1989.
DOI : 10.1109/UGIM.1989.37326

K. Uyttenhove and M. Steyaert, A CMOS 6-bit, 1 GHz ADC for IF sampling applications, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157), pp.2131-2134, 2001.
DOI : 10.1109/MWSYM.2001.967335

C. Sandner, M. Clara, A. Santner, T. Hartig, and F. Kuttner, « A 6-bit 1.2-GS/s lowpower flash-ADC in 0.13-µm digital CMOS », Solid-State Circuits, IEEE Journal, vol.403, issue.7 11, pp.1499-1505, 2005.

K. Uyttenhove and M. Steyaert, 8V, 6bit, 1.3 GHz CMOS flash ADCin 0.25µ m CMOS, Solid-State Circuits Conference Proceedings of the 28th European, pp.455-458, 2002.

M. Choi and A. Abidi, « A 6-b 1.3-Gsample/s A/D converter in 0.35-µm CMOS », Solid-State Circuits, IEEE Journal, vol.363, issue.12 11, pp.1847-1858, 2001.

R. Taft, C. Menkus, M. Tursi, O. Hidri, and V. Pons, A 1.8V 1.6GS/s 8b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519), pp.252-526, 2004.
DOI : 10.1109/ISSCC.2004.1332689

T. Wakimoto, Y. Akazawa, and S. Konaka, « Si bipolar 2-GHz 6-bit flash A/D conversion LSI », Solid-State Circuits, IEEE Journal, vol.233, issue.6 11, pp.1345-1350, 1988.

X. Jiang and M. Chang, « A 1-GHz signal bandwidth 6-bit CMOS ADC with powerefficient averaging », Solid-State Circuits, IEEE Journal, vol.403, issue.2 11, pp.532-535, 2005.

C. Azzolini, A. Boni, A. Facen, M. Parenti, and D. Vecchi, « Design of a 2-GS/s 8-b self-calibrating ADC in 0.18 µm CMOS technology, Circuits and Systems, 2005.

T. Ducourant, D. Meignant, P. Bertsch, and M. Wright, A 5 bit, 2.2 Gs/s monolithic A/D converter with gigahertz bandwidth, and 6 bit A/D converter system, 11th Annual Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp.337-340, 1989.
DOI : 10.1109/GAAS.1989.69356

C. 1. Syst-`-emessyst-`-syst-`-emes-numériquesnum´numériques, H. R. Cyril, J. Begueret, Y. Devall, G. Montignac et al., « A 4 Gsps, 2-4 GHz input bandwidth, 3-bits flash A/D converter, Electronics, Circuits and Systems Proceedings of the 2004 11th IEEE International Conference on, pp.250-253, 2004.

S. Sheikhaei, S. Mirabbasi, and A. Ivanov, « A 4-bit 5 GS/s flash A/D converter in 0, Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, pp.6138-6141, 2005.

C. Baringer, J. Jensen, L. Burns, and B. Walden, 3-bit, 8 GSPS flash ADC, Proceedings of 8th International Conference on Indium Phosphide and Related Materials, pp.64-67, 1996.
DOI : 10.1109/ICIPRM.1996.491935

M. Mokhtari, J. Jensen, T. Kaplan, C. Fields, D. Mclaughlin et al., 4-bit flash ADC in InP-HBT technology using distributed resistor ladder, Proceedings. 2004 IEEE Radio and Wireless Conference (IEEE Cat. No.04TH8746), pp.143-146, 2004.
DOI : 10.1109/RAWCON.2004.1389093

W. Ellersick, C. K. Yang, M. Horowitz, W. Dally, and «. Gad, A 12-GS/s CMOS 4-bit A/D converter for an equalized multi-level link », in VLSI Circuits, Digest of Technical Papers. 1999 Symposium on, pp.49-52, 1999.

K. Poulton, R. Neff, B. Setterberg, B. Wuppermann, T. Kopley et al., « A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 µm CMOS », in Solid-State Circuits Conference, Digest of Technical Papers. ISSCC. 2003 IEEE International, pp.318-496, 2003.

H. Nosaka, M. Nakamura, M. Ida, K. Kurishima, T. Shibata et al., « A 24-Gsps 3-bit Nyquist ADC using InP HBTs for electronic dispersion compensation, Microwave Symposium Digest, pp.101-104, 2004.

H. Nambu, K. Kanetani, Y. Idei, T. Masuda, K. Higeta et al., 65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM », Solid-State Circuits, IEEE Journal, vol.303, issue.0 4 12, pp.491-499, 1995.

H. Okamura, H. Toyoshima, K. Takeda, T. Oguri, S. Nakamura et al., « A 1 ns, 1 W, 2.5 V, 32 Kb NTL-CMOS SRAM macro using a memory cell with PMOS access transistors », Solid-State Circuits, IEEE Journal, vol.303, issue.11 12, pp.1196-1202, 1995.

K. Higeta, M. Usami, M. Ohayashi, Y. Fujimura, M. Nishiyama et al., « A soft-error-immune 0.9-ns 1.15-Mb ECL-CMOS SRAM with 30-ps 120 k logic gates and on-chip test circuitry », Solid-State Circuits, IEEE Journal, vol.313, issue.10 12, pp.1443-1450, 1996.

K. Ando, K. Higeta, Y. Fujimura, K. Mori, M. Nakayama et al., 9-ns-access, 700-MHz SRAM macro using a configurable organization technique with an automatic timing adjuster », in VLSI Circuits, Digest of Technical Papers. 1998 Symposium on, pp.182-183, 1998.

K. Mai, R. Ho, E. Alon, D. Liu, Y. Kim et al., Architecture and circuit techniques for a 1.1-GHz 16-kb reconfigurable memory in 0.18-µm CMOS », Solid-State Circuits, IEEE Journal, vol.403, issue.1 12, pp.261-275, 2005.

H. Nambu, K. Kanetani, K. Yamasaki, K. Higeta, M. Usami et al., « A 550-ps access 900-MHz 1-Mb ECL-CMOS SRAM », Solid-State Circuits, IEEE Journal, vol.353, issue.8 12, pp.1159-1168, 2000.

K. Zhang, U. Bhattacharya, Z. Chen, F. Hamzaoglu, D. Murray et al., « A 3-GHz 70-mb SRAM in 65-nm CMOS technology with integrated column-based dynamic power supply », Solid-State Circuits, IEEE Journal, vol.413, issue.1 12, pp.146-151, 2006.

J. Haigh, M. Wilkerson, J. Miller, T. Beatty, S. Strazdus et al., « A low-power 2.5-GHz 90-nm level 1 cache and memory management unit », Solid-State Circuits, IEEE Journal, vol.403, issue.5 12, pp.1190-1199, 2005.

S. Hsu, A. Alvandpour, S. Mathew, S. Lu, R. Krishnamurthy et al., 5- GHz 130-nm 32-KB L0 cache with a leakage-tolerant self reverse-bias bitline scheme », Solid-State Circuits, IEEE Journal, vol.43, issue.38 5 12, pp.755-761, 2003.

R. Krishnamurthy, A. Alvandpour, G. Balamurugan, N. Shanbhag, K. Soumyanath et al., « A 130-nm 6-GHz 256 × 32 bit leakage-tolerant register file », Solid-State Circuits, IEEE Journal, vol.373, issue.5 12, pp.624-632, 2002.

A. Felder, P. Weger, E. Bertagnolli, K. Ehinger, J. Hauenschild et al., Rein, « A Si-bipolar 23 Gbit/s multiplexer and a 15 GHz 2 :1 static frequency divider, Bipolar CHAPITRE 1. SYST`EMESSYST` SYST`EMES NUMÉRIQUESNUM´NUMÉRIQUES HYPERFRÉQUENCESHYPERFR´HYPERFRÉQUENCES Circuits and Technology Meeting Proceedings of the 1991, pp.31-34, 1991.

Z. Gu and A. Thiede, 18???GHz low-power CMOS static frequency divider, 18 GHz low-power CMOS static frequency divider, pp.1433-1434, 2003.
DOI : 10.1049/el:20030932

H. Wohlmuth and D. Kehrer, « A high sensitivity static 2 :1 frequency divider up to 27GHz in 120nm CMOS, Solid-State Circuits Conference Proceedings of the 28th European, pp.823-826, 2002.

M. Kurisu, Y. Sasayama, M. Ohuchi, A. Sawairi, M. Sugiyama et al., Digest of Technical Papers, Solid-State Circuits Conference, pp.158-309, 1991.

M. Case, S. Knorr, L. Larson, D. Rensch, D. Harame et al., A 23 GHz static 1/128 frequency divider implemented in a manufacturable Si/SiGe HBT process, Proceedings of Bipolar/Bicmos Circuits and Technology Meeting, pp.121-124, 1995.
DOI : 10.1109/BIPOL.1995.493879

H. Knapp, H. Wohlmuth, M. Wurzer, and M. Rest, « 25GHz static frequency divider and 25Gb/s multiplexer in 0.12µ CMOS, Solid-State Circuits Conference, pp.240-489, 2002.

. Ghz, 8 mW) in selective epitaxial Si bipolar technology, Electronics Letters, vol.29, issue.12, pp.1072-1074, 1993.

C. Cao and K. O. , A power efficient 26-GHz 32 :1 static frequency divider in 130-nm bulk CMOS », Microwave and Wireless Components Letters, IEEE, vol.15, issue.11, pp.721-723, 2005.

A. Felder, M. Moller, J. Popp, J. Bock, and H. , Rein, « 46 Gb/s DEMUX, 50 Gb/s MUX, and 30 GHz static frequency divider in silicon bipolar technology », Solid-State Circuits, IEEE Journal, vol.31, issue.4, pp.481-486, 1996.

J. Plouchart, J. Kim, H. Recoules, N. Zamdmer, Y. Tan et al., A power-efficient 33 GHz 2:1 static frequency divider in 0.12-??m SOI CMOS, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003, pp.329-332, 2003.
DOI : 10.1109/RFIC.2003.1213955

Y. Yamauchi, O. Nakajima, K. Nagata, H. Ito, and T. Ishibashi, A 34.8 GHz 1/4 static frequency divider using AlGaAs/GaAs HBTs, 11th Annual Gallium Arsenide Integrated Circuit (GaAs IC) Symposium, pp.121-124, 1989.
DOI : 10.1109/GAAS.1989.69308

P. Wegner, L. Treitinger, A. Wieder, and H. , Rein, « A Si bipolar 15 GHz static frequency divider and 10 Gb/s multiplexer Digest of Technical Papers, Solid-State Circuits Conference, pp.222-223, 1989.

Z. Lao, J. Jensen, K. Guinn, and M. Sokolich, 1.3???V supply voltage 38???GHz static frequency divider, Electronics Letters, vol.40, issue.5, pp.295-296, 2004.
DOI : 10.1049/el:20040208

G. Ritzberger, J. Bock, H. Knapp, L. Treitinger, and A. Scholtz, 38 GHz low-power static frequency divider in SiGe bipolar technology, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353), pp.413-416, 2002.
DOI : 10.1109/ISCAS.2002.1010479

J. Jensen, M. Hafizi, W. Stanchina, R. Metzger, and D. Rensch, 39.5-GHz static frequency divider implemented in AlInAs/GaInAs HBT technology, GaAs IC Symposium Technical Digest 1992, pp.101-104, 1992.
DOI : 10.1109/GAAS.1992.247213

D. Kucharski and K. Kornegay, A 40 GHz 2.1 V static frequency divider in SiGe using a low-voltage latch topology, RFIC) Symposium, 2005. Digest of Papers. 2005 IEEE Radio Frequency integrated Circuits, pp.461-464, 2005.
DOI : 10.1109/RFIC.2005.1489844

K. Washio, E. Ohue, K. Oda, R. Hayami, M. Tanabe et al., A 50-GHz static frequency divider and 40-Gb/s MUX/DEMUX using self-aligned selective-epitaxial-growth SiGe HBTs with 8-ps ECL, IEEE Transactions on Electron Devices, vol.48, issue.7, pp.1482-1487, 2001.
DOI : 10.1109/16.930673

A. Rylyakov, « A 51GHz master-slave latch and static frequency divider in 0.18µ m SiGe BiCMOS, Bipolar/BiCMOS Circuits and Technology Meeting Proceedings of the, pp.75-77, 2003.

M. Wurzer, T. Meister, H. Knapp, K. Aufinger, R. Schreiter et al., 53 GHz static frequency divider in a Si/SiGe bipolar technology, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056), pp.206-207, 2000.
DOI : 10.1109/ISSCC.2000.839751

H. Knapp, M. Wurzer, K. Aufinger, J. Bock, and T. Meister, « 62-GHz 24-mW static SiGe frequency divider Digest of Papers, Silicon Monolithic Integrated Circuits in RF Systems Topical Meeting on, pp.5-8, 2004.

K. Washio, R. Hayami, E. Ohue, K. Oda, M. Tanabe et al., « 67-GHz static frequency divider using 0.2-µm self-aligned SiGe », Microwave Theory and Techniques, IEEE Transactions on, vol.49, issue.1, pp.3-8, 2001.

E. Ohue, R. Hayami, K. Oda, H. Shimamoto, and K. Washio, 5.3-ps ECL and 71-GHz static frequency divider in self-aligned SEG SiGe HBT, Proceedings of the 2001 BIPOLAR/BiCMOS Circuits and Technology Meeting (Cat. No.01CH37212), pp.26-29, 2001.
DOI : 10.1109/BIPOL.2001.957850

L. Wang, J. Borngraeber, G. Wang, Z. Gu, and A. Thiede, « Low-power 71 GHz static frequency divider in SiGe :C HBT technology, Microwave Symposium Digest, 2005 IEEE MTT-S International

M. Wurzer, J. Bock, H. Knapp, and K. Aufinger, 71.8 GHz static frequency divider in a SiGe bipolar technology, Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, pp.216-219, 2002.
DOI : 10.1109/BIPOL.2002.1042921

K. Washio, E. Ohue, K. Oda, R. Hayami, M. Tanabe et al., 92-GHz-Dynamic and 72-GHz-Static Frequency Dividers Using 5.4-ps-ECL Self-Aligned SEG SiGe HBTs, 31st European Solid-State Device Research Conference, pp.439-442, 2001.
DOI : 10.1109/ESSDERC.2001.195295

M. Sokolich, C. Fields, I. Thomas, S. , B. Shi et al., « A low-power 72.8-GHz static frequency divider in AlInAs/InGaAs HBT technology », Solid-State Circuits, IEEE Journal, vol.36, issue.9, pp.1328-1334, 2001.

T. Mathew, H. Kim, D. Scott, S. Jaganathan, S. Krishnan et al., 75 GHz ECL static frequency divider using InAlAs/InGaAs HBTs, 75 GHz ECL static frequency divider using InAlAs/InGaAs HBTs, pp.667-668, 2001.
DOI : 10.1049/el:20010465

S. Krishnan, Z. Griffith, M. Urteaga, Y. Wei, and D. Scott, 87 GHz static frequency divider in an InP-based mesa DHBT technology, 24th Annual Technical Digest Gallium Arsenide Integrated Circuit (GaAs IC) Symposiu, pp.294-296, 2002.
DOI : 10.1109/GAAS.2002.1049081

A. Rylyakov and T. Zwick, « 96-GHz static frequency divider in SiGe bipolar technology », Solid-State Circuits, IEEE Journal, vol.39, issue.10, pp.1712-1715, 2004.

J. Navarro, J. , and W. Van-noije, Design of an 8 :1 MUX at 1.7 Gbit/s in 0.8 µm CMOS technology, VLSI Proceedings of the 8th Great Lakes Symposium on, pp.103-107, 1998.

K. Numata, M. Fujii, T. Maeda, M. Tokushima, S. Wada et al., Ultra low power consumption heterojunction FET 8:1 MUX/1:8 DEMUX for 2.4 Gbps optical fiber communication systems, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995, pp.39-42, 1995.
DOI : 10.1109/GAAS.1995.528956

M. Fujii, K. Numata, T. Maeda, M. Tokushima, S. Wada et al., « A 150 mW 8 :1 MUX and a 170 mW 1 :8 DEMUX for 2.4 gb/s optical-fiber communication systems using n-AlGaAs/i-InGaAs HJFET's », Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.6, issue.1, pp.43-46, 1998.

Z. Wang, J. Ding, and W. Lu, 5-Gb/s 0.25-µm CMOS lower power 1 :16 demultiplexer, Microwave Conference Proceedings, 2005. APMC 2005. Asia-Pacific Conference Proceedings, pp.3-2005

Y. Abdalla and M. Elmasry, « A 4Gb/s 1 :16 DEMUX using an all-static 0.18-µm CMOS logic, Microelectronics, 2003. ICM 2003. Proceedings of the 15th International Conference on, pp.119-122, 2003.

K. Ishii, H. Nosaka, H. Nakajima, K. Kurishima, M. Ida et al., « Low-power 1 :16 DEMUX and one-chip CDR with 1 :4 DE- MUX using InP-InGaAs heterojunction bipolar transistors », Solid-State Circuits, IEEE Journal, vol.37, issue.9, pp.1146-1151, 2002.

J. Lee, J. Ding, and T. Cheng, « A 20-Gb/s 2-to-1 MUX and a 40-GHz VCO in 0.18-µm CMOS technology, VLSI Circuits Digest of Technical Papers, 2005.

H. Rein, J. Hauenschild, W. Mcfarland, and D. Pettengill, 23 Gbit/s, Si bipolar decision circuit consisting of 24 Gbit/s MUX and DEMUX ICs, Electronics Letters, vol.27, issue.11, pp.974-976, 1991.
DOI : 10.1049/el:19910608

J. Yen, M. Case, S. Nielsen, J. Rogers, N. Srivastava et al., A fully integrated 43.2 Gb/s clock and data recovery and 1:4 DEMUX IC in InP HBT technology, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC., pp.240-491, 2003.
DOI : 10.1109/ISSCC.2003.1234284

J. Mattia, R. Pullela, G. Georgieu, Y. Baeyens, H. Tsai et al., High-speed multiplexers: a 50 Gb/s 4:1 MUX in InP HBT technology, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 21st Annual. Technical Digest 1999 (Cat. No.99CH36369), pp.189-192, 1999.
DOI : 10.1109/GAAS.1999.803755

T. Suzuki, T. Takahashi, K. Makiyarna, K. Sawada, Y. Nakasha et al., 5W 50Gb/s full-rate 4 :1MUX and 1 :4 DEMUX in 0, Solid-State Circuits Conference, 2004.

M. Girard and . Bouclesàboucles, Bouclesà Verrouillage de phase, 1988.

J. Tierney, C. Rader, and B. Gold, A digital frequency synthesizer, IEEE Transactions on Audio and Electroacoustics, vol.19, issue.1, pp.48-57, 1971.
DOI : 10.1109/TAU.1971.1162151

D. A. Hodges and H. G. Jackson, Analysis and design of digital integrated circuits

R. Staszewski, D. Leipold, and P. Balsara, « Direct frequency modulation of an ADPLL for bluetooth/GSM with injection pulling elimination », Circuits and Systems II : Express Briefs, IEEE Transactions on [see also Circuits and Systems II : Analog and Digital Signal Processing, pp.339-343, 2002.

T. Chao and W. Hwang, « A 1.7mW All Digital Phase-Locked Loop with New Gain Generator and Low Power DCO, Circuits and Systems, 2006. ISCAS 2006. Proceedings. 2006 IEEE International Symposium on, pp.4867-4870, 2002.

J. Volder, Binary computation algorithm for coordinate rotation and function generation, Covair Report. IAR-1 148 Aero-electronics group, 1956.

L. Fanucci, R. Roncella, and R. Saletti, A sine wave digital synthesizer based on a quadratic approximation, Proceedings of the 2001 IEEE International Frequncy Control Symposium and PDA Exhibition (Cat. No.01CH37218), pp.806-810, 2001.
DOI : 10.1109/FREQ.2001.956385

D. Caro, E. Napoli, and A. Strollo, « Direct digital frequency synthesizers using highorder polynomial approximation », in Solid-State Circuits Conference Digest of Technical Papers. ISSCC, IEEE International, vol.1, pp.134-135, 2002.

A. Sodagar and G. Lahiji, « A pipelined ROM-less architecture for sine-output direct digital frequency synthesizers using the second-order parabolic approximation », Circuits and Systems II : Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II : Express Briefs, IEEE Transactions, vol.48, pp.850-857, 2001.

W. Akram, J. Swartzlander, and E. E. , Direct digital frequency synthesis using piece-wise polynomial approximation, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003, pp.2237-2241, 2002.
DOI : 10.1109/ACSSC.2003.1292378

C. Meenakarn, A. Thanachayanont, and «. A. , A ROM-less direct digital frequency synthesiser using a polynomial approximation, 2003 International Symposium on VLSI Technology, Systems and Applications. Proceedings of Technical Papers. (IEEE Cat. No.03TH8672), 2003.
DOI : 10.1109/VTSA.2003.1252612

D. Caro and A. Strollo, « High-performance direct digital frequency synthesizers in 0.25 /spl mu/m CMOS using dual-slope approximation », Solid-State Circuits, IEEE Journal, vol.40, pp.2220-2227, 2002.

D. Caro and A. Strollo, « High-performance direct digital frequency synthesizers using piecewise-polynomial approximation », Circuits and Systems I : Regular Papers, IEEE Transactions on [see also Circuits and Systems I : Fundamental Theory and Applications, IEEE Transactions, vol.52, pp.324-337

Y. Song and B. Kim, « A 16 b quadrature direct digital frequency synthesizer using interpolative angle rotation algorithm », in VLSI Circuits Digest of Technical Papers, pp.146-147, 2002.

W. Yang, Z. , and M. Hao, « A direct digital frequency synthesizer based on COR- DIC algorithm implemented with FPGA, ASIC, 2003. Proceedings. 5th International Conference on, pp.832-835, 2002.

C. Wen, H. Hsu, H. Y. Ko, and A. Wu, « Least squares approximation-based ROM-free direct digital frequency synthesizer, Circuits and Systems Proceedings of the 2004 International Symposium on, pp.701-705, 2002.

F. Curticapean, K. Palomaki, and J. Niittylahti, Quadrature direct digital frequency synthesizer using an angle rotation algorithm, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03., 2003.
DOI : 10.1109/ISCAS.2003.1205895

S. Thuries, E. Tournier, and J. Graffeuil, « A 3-bits DDS Oriented Low Power Consumption 15 GHz Phase Accumulator in a 0.25 m BiCMOS SiGe :C Technology, Electronics, Circuits and Systems. Proceedings. 2006 13th IEEE International Conference on, pp.10-13

L. K. Tan, E. Roth, G. Yee, and H. Samueli, « An 800-MHz quadrature digital synthesizer with ECL-compatible output drivers in 0.8 &mu ;m CMOS », Solid-State Circuits, IEEE Journal, vol.305, issue.12 34, pp.1463-1473, 1995.

B. Yang, J. Choi, S. Han, L. Kim, and H. Yu, « An 800-MHz low-power direct digital frequency synthesizer with an on-chip D/a converter », Solid-State Circuits, IEEE Journal, vol.39, pp.761-774, 2004.

K. Baek, E. Merlo, M. Choe, A. Yen, and M. Sahrling, « A 1.7GHz 3V direct digital frequency synthesizer with an on-chip DAC in 0, Solid-State Circuits Conference Digest of Technical Papers. ISSCC. 2005 IEEE International, pp.114-587, 2005.

X. Yu, F. Dai, Y. Shi, and R. Zhu, « 2 GHz 8-bit CMOS ROM-less direct digital frequency synthesizer, Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on, pp.4397-4400, 2004.

P. Saul and D. Taylor, « A high-speed direct frequency synthesizer », Solid-State Circuits, IEEE Journal, vol.25, issue.1, pp.215-219, 1990.

F. Dai, C. Stroud, D. Yang, and S. Qi, Automatic linearity (IP3) test with built-in pattern generator and analyzer, 2004 International Conferce on Test, pp.271-280, 2004.
DOI : 10.1109/TEST.2004.1386961

S. Turner and E. Kotecki, « Direct digital synthesizer with ROM-Less architecture at 13- GHz clock frequency in InP DHBT technology », Microwave and Wireless Components Letters, IEEE, vol.16, pp.296-298, 2004.

S. Turner and D. Kotecki, « Direct Digital Synthesizer With Sine-Weighted DAC at 32- GHz Clock Frequency in InP DHBT Technology », Solid-State Circuits, IEEE Journal, vol.41, issue.36, pp.2284-2290, 2004.