@. ??, Transmission line design of clock trees, Proc. IEEE/ACM International Conference on CAD, pp.334-340, 2002.

@. R. Escovar, S. Ortiz, and R. Suaya, Mutual inductance extraction and the dipole approximation, Proceedings of the 2004 international symposium on Physical design , ISPD '04, 2004.
DOI : 10.1145/981066.981102

@. ??, An improved long distance treatment for mutual inductance Computer- Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.24, issue.5, pp.783-793, 2005.

@. ??, Mutual inductance between intentional inductors: Closed form expressions, IEEE International Symposium on Circuits and Systems (ISCAS), 2006.

@. R. Suaya, R. Escovar, S. Thelapurath, S. Ortiz, and D. Petranovic, Extracting impedance effects from a circuit design using an electronic design automation synthesis tool, 2006.

@. R. Suaya and R. Escovar, Synthesis strategies based on the appropriate use of inductance effects développé, permettant aux concepteurs de placer plusieurs inducteurs dans une même plaque, en s'assurant que le bruit entre les inducteurs ne dépasse pas une certaine limite. L'outil a ´ eté validé par un client en RF, U.S. Patent, vol.442, 2006.

@. R. Escovar and R. Suaya, Optimal design of clock trees for multi-gigahertz applications Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.23, issue.3, pp.329-345, 2004.

@. ??, Transmission line design of clock trees, Proc. IEEE/ACM International Conference on CAD, pp.334-340, 2002.

@. ??, An improved long distance treatment for mutual inductance Computer- Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.24, issue.5, pp.783-793, 2005.

@. ??, Mutual inductance between intentional inductors: Closed form expressions, IEEE International Symposium on Circuits and Systems (ISCAS), 2006.

@. R. Suaya, R. Escovar, S. Thelapurath, S. Ortiz, and D. Petranovic, Extracting impedance effects from a circuit design using an electronic design automation synthesis tool, 2006.

@. R. Suaya and R. Escovar, Synthesis strategies based on the appropriate use of inductance effects, U.S. Patent, issue.7, p.13442, 2006.

]. G. Moore, Cramming More Components Onto Integrated Circuits, Proceedings of the IEEE, vol.86, issue.1, 1965.
DOI : 10.1109/JPROC.1998.658762

C. Mead and L. Conway, Introduction to VLSI Systems, 1981.

T. Sakurai, Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIs, IEEE Transactions on Electron Devices, vol.40, issue.1, pp.118-124, 1993.
DOI : 10.1109/16.249433

M. Kamon, M. J. Tsuk, and J. White, FastHenry, Proceedings of the 30th international on Design automation conference , DAC '93, pp.1750-1758, 1994.
DOI : 10.1145/157485.165090

A. E. Ruehli, Inductance Calculations in a Complex Integrated Circuit Environment, IBM Journal of Research and Development, vol.16, issue.5, pp.470-481, 1972.
DOI : 10.1147/rd.165.0470

R. Suaya, R. Escovar, S. Thelapurath, S. Ortiz, and D. Petranovic, Extracting impedance effects from a circuit design using an electronic design automation synthesis tool, 2006.

R. Escovar, S. Ortiz, and R. Suaya, Mutual Inductance between Intentional Inductors: Closed Form Expressions, 2006 IEEE International Symposium on Circuits and Systems, 2006.
DOI : 10.1109/ISCAS.2006.1693117
URL : https://hal.archives-ouvertes.fr/hal-00376277

R. Escovar and R. Suaya, Transmission line design of clock trees, Proc. IEEE/ACM International Conference on CAD, pp.334-340, 2002.

R. Suaya and R. Escovar, Synthesis strategies based on the appropriate use of inductance effects, U.S. Patent, issue.7, p.13442, 2006.

B. Landman and R. Russo, On a Pin Versus Block Relationship For Partitions of Logic Graphs, IEEE Transactions on Computers, vol.20, issue.12, pp.1469-1479, 1971.
DOI : 10.1109/T-C.1971.223159

D. Sylvester and K. Keutzer, Rethinking deep-submicron circuit design, Computer, vol.32, issue.11, pp.25-33, 1999.
DOI : 10.1109/2.803637

B. A. Gieseke, A 600 MHz superscalar RISC microprocessor with out-oforder execution, Digest Tech. Papers Int. Solid-State Circuits Conf, pp.176-177, 1997.

K. Cheng, L. Chang, R. G. Nad-martin, and . Walker, Method and system for extraction of parasitic interconnect impedance including inductance, U.S. Patent, number, vol.6, p.381730, 2002.

D. Sitaram, Y. Zheng, and K. L. Shepard, Full-chip, three dimensional, shapesbased RLC extraction Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.23, issue.5, pp.711-727, 2004.

S. Sonnet, . K. Software-inc, J. Nabors, and . White, Fastcap: a multipole accelerated 3-D capacitance extraction program Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.10, issue.11, pp.1441-1459, 1991.

H. A. Haus and J. R. Melcher, Electromagnetic fields and energy, 1989.

R. F. Harrington, Field Computation by Moment Methods, 1968.
DOI : 10.1109/9780470544631

G. Zhong and C. Koh, Exact closed form formula for partial mutual inductances of on-chip interconnects, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp.428-433, 2002.
DOI : 10.1109/ICCD.2002.1106807

F. Grover, Inductance Calculations Working Formula and Tables, 1945.

C. Paul, Analysis of Multiconductor Transmission Lines, 1994.
DOI : 10.1109/9780470547212

B. Krauter and L. Pileggi, Generating sparse partial inductance matrices with guaranteed stability, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), pp.45-52, 1995.
DOI : 10.1109/ICCAD.1995.479989

Z. He, M. Celik, and L. T. Pileggi, SPIE, Proceedings of the 34th annual conference on Design automation conference , DAC '97, pp.137-140, 1997.
DOI : 10.1145/266021.266050

L. Pillage, R. Rohrer, and C. Visweswariah, Electronic Circuit and System Simulation Methods, 1994.
DOI : 10.1109/mcd.1998.735799

A. Devgan, H. Ji, and W. Dai, How to efficiently capture on-chip inductance effects: introducing a new circuit element K, IEEE/ACM International Conference on Computer Aided Design. ICCAD, 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140), pp.150-155, 2000.
DOI : 10.1109/ICCAD.2000.896465

H. Ji, A. Devgan, and W. Dai, KSim, Proceedings of the 2001 conference on Asia South Pacific design automation , ASP-DAC '01, pp.379-384, 2001.
DOI : 10.1145/370155.370415

T. Chen, C. Luk, and C. Chen, INDUCTWISE, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design , ICCAD '02, pp.884-894, 2003.
DOI : 10.1145/774572.774604

C. Eldo and . Simulator, Mentor Graphics Corporation

H. Ji, Q. Yu, and W. Dai, Spice compatible circuit models for partial reluctance k, ASP-DAC '04: Proceedings of the 2004 conference on Asia South Pacific design automation, pp.786-791, 2004.

M. Beattie and L. Pileggi, Efficient inductance extraction via windowing, Proc.Design,Automation, and Test in Europe, pp.430-436, 2001.

J. Brassil, A. K. Choudhury, and N. F. Maxemchuk, The Manhattan Street Network: a high performance, highly reliable metropolitan area network, Computer Networks and ISDN Systems, vol.26, issue.6-8, pp.841-858, 1994.
DOI : 10.1016/0169-7552(94)90049-3

A. Deutsch, G. Kopcsay, P. Restle, and H. Smith, When are transmission-line effects important for on-chip interconnections? " Microwave Theory and Techniques, IEEE Transactions on, vol.45, issue.10, pp.1836-1846, 1997.

R. Gupta, B. Krauter, B. Tutuianu, J. Willis, and L. T. Pileggi, The Elmore delay as a bound for RC trees with generalized input signals, DAC '95: Proceedings of the 32nd ACM/IEEE conference on Design automation, pp.364-369, 1995.
DOI : 10.1109/43.559334

Y. I. Ismail, E. G. Friedman, B. Krauter, and S. Mehrotra, Effects of inductance on the propagation delay and repeater insertion in vlsi circuits VLSI Systems Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis, Proc. 35th ACM/IEEE DAC, pp.195-206, 1998.

W. H. Press, B. P. Flannery, S. A. Teukolsky, and W. T. Vetterling, Numerical Recipes: The Art of Scientific Computing, 1986.

N. J. Higham, Factorizing complex symmetric matrices with positive definite real and imaginary parts, Mathematics of Computation, vol.67, issue.224, pp.1591-1599, 1998.
DOI : 10.1090/S0025-5718-98-00978-8

R. Escovar, S. Ortiz, and R. Suaya, An improved long distance treatment for mutual inductance Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.24, issue.5, pp.783-793, 2005.

J. E. Dennis, J. , and R. B. Schnabel, Numerical Methods for Unconstrained Optimization and Nonlinear Equations, Society for Industrial and Applied Mathematics, 1996.
DOI : 10.1137/1.9781611971200

A. M. Niknejad and R. G. Meyer, Simulation and Applications of Inductors and Transformers for Si RF ICs, 2000.

H. M. Greenhouse, Design of planar rectangular microelectronic inductors, " Parts, Hybrids and Packaging, IEEE Transactions on, vol.10, pp.101-109, 1974.

J. A. Davis and J. D. , Compact distributed RLC interconnect models. I. Single line transient, time delay, and overshoot expressions, IEEE Transactions on Electron Devices, vol.47, issue.11, pp.2068-2087, 2000.
DOI : 10.1109/16.877168

V. Adler and E. G. Friedman, Uniform repeater insertion in rc trees Circuits and Systems I, IEEE Transactions on, vol.47, pp.1515-1523, 2000.

K. Banerjee and A. Mehrotra, Accurate analisys of on-chip inductance effects and implications for optimal repeater insertion and technology scaling, IEEE Symposium on VLSI Circuits, pp.195-198, 2001.

R. Venkatesan, J. A. Davis, and J. D. , A physical model for the transient response of capacitively loaded distributed RLC interconnects, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324), pp.763-766, 2002.
DOI : 10.1109/DAC.2002.1012725

J. Chen and L. He, Piece-wise linear model for transmission line with capacitive loading and ramp input Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, vol.24, issue.6, pp.928-937, 2005.

R. M. Averill and I. , Chip integration methodology for the IBM S/390 G5 and G6 custom microprocessors, IBM Journal of Research and Development, vol.43, issue.5.6, pp.681-706, 1999.
DOI : 10.1147/rd.435.0681

Y. Lu, K. Banerjee, M. Celik, and R. W. Dutton, Fast analytical technique for estimating the bounds of on-chip clock wire inductance, IEEE Custom Integrated Circuits Conference (CICC), pp.241-244, 2001.

N. Chang, S. Lin, L. He, O. S. Nakagawa, and W. Xie, Clocktree rlc extraction with efficient inductance modeling, Proc. of DATE, pp.522-526, 2000.
DOI : 10.1109/date.2000.840835
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.119.2704

F. Charlet, ICARE: A 3-D capacitance simulator, LETI, 2000.

G. Golub and V. Pereyra, The Differentiation of Pseudo-Inverses and Nonlinear Least Squares Problems Whose Variables Separate, SIAM Journal on Numerical Analysis, vol.10, issue.2, pp.413-432, 1973.
DOI : 10.1137/0710036

P. Restle, A clock distribution network for microprocessors Return-limited inductances: a practical approach to on-chip inductance extraction, IEEE J. Solid- State Circuits Computer-Aided Design of Integrated Circuits and Systems IEEE Transactions on, vol.3667, issue.19 4, pp.792-799, 2000.

R. Escovar, S. Ortiz, and R. Suaya, Mutual inductance extraction and the dipole approximation, Proceedings of the 2004 international symposium on Physical design , ISPD '04, 2004.
DOI : 10.1145/981066.981102

B. N. Sheehan, TICER: Realizable reduction of extracted RC circuits, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051), pp.200-203, 1999.
DOI : 10.1109/ICCAD.1999.810649

S. Ortiz and R. Suaya, Fullwave volumetric maxwell solver using conduction modes, Proc. IEEE/ACM International Conference on CAD, 2006.
URL : https://hal.archives-ouvertes.fr/hal-00376281

S. Ortiz, N. Srivastava, and R. Suaya, To be published

Z. Ren, 2-D dual finite-element formulations for the fast extraction of circuit parameters in VLSI, IEEE Transactions on Magnetics, vol.39, issue.3, pp.1590-1593, 2003.
DOI : 10.1109/TMAG.2003.810548

Z. Ren and C. Lage, 3-D Capacitance Extraction of IC Interconnects Using Field Solvers and Homogenization Technique, IEEE Transactions on Magnetics, vol.40, issue.2, pp.703-706, 2004.
DOI : 10.1109/TMAG.2004.825422

P. Restle, M. Thomson, and N. James, A 5GHz duty-cycle correcting clock distribution network for the POWER6 microprocessor, IEEE Int. Solid-State Circuit Conf. (ISSCC), 2006.