G. E. Moore, Cramming More Components Onto Integrated Circuits, Proceedings of the IEEE, vol.86, issue.1, 1965.
DOI : 10.1109/JPROC.1998.658762

J. Johansson, System design into silicon, Ericsson, 2000.

S. Borkar, A vlsi system perspective for microprocessors beyond 100 nm, Intel keynote speech, GLSVLSI, 2002.

R. Schreiber, S. Aditya, B. R. Rau, V. Kathail, S. Mahlke et al., High-level synthesis of nonprogrammable hardware accelerators, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors, 2001.
DOI : 10.1109/ASAP.2000.862383

J. Plantin and E. Stoy, Aspects of system-level design, Proceedings of the seventh international workshop on Hardware/software codesign , CODES '99, 1999.
DOI : 10.1145/301177.301534

R. David, D. Chillet, S. Pillement, and O. Sentieys, Dart : A dynamically recongurable architecture dealing with next generation telecommunications constraints, 9th IEEE Recongurable Architecture Workshop RAW, 2002.

G. Sassatelli, L. Torres, J. Galy, G. Cambon, and C. Diou, The Systolic Ring: A Dynamically Reconfigurable Architecture for Embedded Systems, International Conference on Field-Programmable Logic and Applications (FLP), 2001.
DOI : 10.1007/3-540-44687-7_42

M. Wan, H. Zhang, V. George, M. Benes, A. Abnous et al., Design methodology of a low-energy recongurable single-chip dsp system, Journal of VLSI Signal Processing, 2000.

R. Hartenstein, M. Herz, . Th, U. Homann, and . Nageldinger, KressArray Xplorer, Proceedings of the 2000 conference on Asia South Pacific design automation , ASP-DAC '00, 2000.
DOI : 10.1145/368434.368597

E. A. Lee, What's ahead for embedded software ? IEEE Computer Magazine, p.1826, 2000.

G. Berry, The esterel primer

N. Halbwachs, A tutorial of lustre, 1993.

P. Bournai, B. Cheron, B. Houssais, and P. L. Guernic, Rt-0128 -manuel signal, 1991.

T. Grandpierre, C. Lavarenne, and Y. Sorel, Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors, Proceedings of the seventh international workshop on Hardware/software codesign , CODES '99, 1999.
DOI : 10.1145/301177.301489

L. Bianco, M. Auguin, G. Gogniat, and A. Pegatoquet, A path based partionning algorithm for time constrained embedded systems design, International Symposium on Hardware/Software Codesign (CODES), 1998.
DOI : 10.1109/hsc.1998.666242

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.324.3326

T. Yen and W. Wolf, Sensitivity-driven cosynthesis of distributed embedded systems, IEEE International Symposium on System Synthesis (ISSS), 1995.

B. P. Dave and N. K. Jha, CASPER: Concurrent hardware-software co-synthesis of hard real-time aperiodic and periodic specifications of embedded system architectures, Proceedings Design, Automation and Test in Europe, 1998.
DOI : 10.1109/DATE.1998.655845

R. Kandem, A. Fonkua, and A. Zenatti, Hardware/software partitionning of multirate system using static scheduling theory, IEEE Conference on Computer Design (CCD), 1999.

. Hardware, Software Co-Design : Principles and Practice, chapter The CO- SYMA System, 1997.

G. , D. Micheli, and D. C. Ku, Hardware c, a language for hardware design version 2.0, 1990.

D. D. Gajski, R. Dömer, and J. Zhu, System-Level Synthesis, chapter 10 : IPcentric Methodology and Design with the SpecC Language, 1999.

P. Coste, F. Hessel, P. L. Marrec, Z. Sugar, M. Romdhani et al., Multilanguage design of heterogenous systems, International Symposium on Hardware/Software Codesign (CODES), 1999.

P. Ptolemy-web, 27] System level design language initiative web page

J. Madsen, Lycos : the lyngby co-synthesis system. Design Automation for Embedded Systems, 1997.

D. D. Gajski, F. Vahid, S. Narayan, and J. Gong, System-level exploration with SpecSyn, Proceedings of the 35th annual conference on Design automation conference , DAC '98, 1998.
DOI : 10.1145/277044.277252

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.32.4788

M. Auguin, L. Capella, F. Cuesta, and E. Gresset, CODEF: a system level design space exploration tool, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221), 2001.
DOI : 10.1109/ICASSP.2001.941124

. Deprettere, Exploring embedded-systems architectures with artemis, Ieee Computer, vol.34, issue.11, p.5763, 2001.

B. P. Dave, CRUSADE, Proceedings of the conference on Design, automation and test in Europe , DATE '99, 1999.
DOI : 10.1145/307418.307461

L. Shang and N. K. Jha, Hardware-software co-synthesis of low power realtime distributed embedded systems with dynamically recongurable fpgas, VLSI-design, 2002.

L. Bossuet, G. Gogniat, J. Philippe, and J. Diguet, A modeling method for recongurable architectures, IEEE International Workshop on Systemon-Chip for Real-Time Applications, 2002.

L. Bossuet, W. Burleson, G. Gogniat, V. Anand, A. Laely et al., Targeting tiled architectures in design exploration, Proceedings International Parallel and Distributed Processing Symposium, 2003.
DOI : 10.1109/IPDPS.2003.1213317

URL : https://hal.archives-ouvertes.fr/hal-00089448

F. Charot and V. Messé, A exible code generation framework for the design of application specic programmable processors, International Symposium on Hardware/Software Codesign (CODES), 1999.

F. Charot, M. Manjunathaiah, G. M. Megson, T. Risset, and S. Rajopadhye, Armor description language user's manual Uniformization of ane dependence programs for parallel embedded system design, Internationnal Conference on Parallel Processing, 2001.

P. V. Knudsen and J. Madsen, PACE: a dynamic programming algorithm for hardware/software partitioning, Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96, 1996.
DOI : 10.1109/HCS.1996.492230

M. Kaul, R. Vemuri, S. Govindarajan, and I. Ouaiss, An automated temporal partitionning and loop ssion approach for fpga based recongurable synthesis of dsp applications, ACM/Ieee Design Automation Conference(DAC), 1999.

T. Blickle, J. Teich, and L. Thiele, System level synthesis using evolutionnary algorithms. Design Automation for Embedded Systems, 1998.

R. Szymanek and K. Kuchcinski, Design space exploration in system level synthesis under memory constraints, Proceedings 25th EUROMICRO Conference. Informatics: Theory and Practice for the New Millennium, 1999.
DOI : 10.1109/EURMIC.1999.794441

P. Eles, K. Kuchcinski, Z. Peng, A. Doboli, and P. Pop, Scheduling of conditional process graphs for the synthesis of embedded systems, Design Automation and Test in Europe Conference (DATE), 1998.

D. Chillet, J. Diguet, J. Philippe, and O. Sentieys, Méthodologie de conception des unités de mémorisation appliquée au traitement du signal temps réel, Revue TSI, 1996.

W. Verhaegh, P. Lippens, E. Aarts, J. Korst, J. Van-meerbergen et al., Improved force-directed scheduling in high-throughput digital signal processing, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.14, issue.8, pp.945960-815, 1995.
DOI : 10.1109/43.402495

S. Wuytack, F. Catthoor, G. De-jong, B. Lin, and H. De-man, Flow graph balancing for minimizing the required memory bandwidth, Proceedings of 9th International Symposium on Systems Synthesis, p.127132, 1996.
DOI : 10.1109/ISSS.1996.565894

P. Slock, S. Wuytack, F. Catthoor, G. De-jong, and H. De-man, Fast and extensive system-level memory exploration for ATM applications, Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114), 1997.
DOI : 10.1109/ISSS.1997.621678

P. R. Panda, Memory bank customization and assignment in behavorial synthesis, Ieee International Conference on Computer-Aided Design(ICCAD), 1999.

J. Ramanujam, J. Hong, M. Kandemir, and A. Narayan, Reducing memory requirements of nested loops for embedded systems, Proceedings of the 38th conference on Design automation , DAC '01, 2001.
DOI : 10.1145/378239.378523

F. Quilleré and S. Rajopadhye, Optimizing memory usage in the polyhedral model, ACM Trans. on Programming Languages and Systems, vol.22, issue.5, p.773815, 2000.

S. Wuytack, J. Diguet, F. Catthoor, and H. De-man, Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.6, issue.4
DOI : 10.1109/92.736124

URL : https://hal.archives-ouvertes.fr/hal-00089490

C. Kulkarni, F. Catthoor, and H. De-man, Hardware cache optimization for parallel multimedia applications, Proc. EuroPar Conf. Lecture notes in computer science series, 1998.
DOI : 10.1007/BFb0057949

. Mckee, Impulse : Memory system support for scientic applications, Journal of Scientic Programming, vol.7, issue.3-4, p.195209, 1999.

P. R. Panda, H. Nakamura, N. D. Dutt, and A. Nicolau, A data alignment technique for improving cache performance Rtgen : an algorithm for automatic generation of reservation tables from architectural descriptions, Ieee International Conference on Computer Design IEEE International Symposium on System Synthesis (ISSS), 1997.

H. Saito, The Design of the PROMIS Compiler, International Conference on Compiler Construction (CC), 1999.
DOI : 10.1007/978-3-540-49051-7_15

L. Guerra, M. Potkonjak, and J. Rabaey, System-level design guidance using algorithm properties, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing, 1994.
DOI : 10.1109/VLSISP.1994.574732

F. Vahid and D. D. Gajski, Closeness metrics for system-level functional partitioning, Proceedings of EURO-DAC. European Design Automation Conference, p.328333, 1995.
DOI : 10.1109/EURDAC.1995.527425

J. Diguet, Estimation de Complexité et Transformations d'Algorithmes de Traitment du Signal pour la Conception de Circuits VLSI, 1996.

D. Sciuto, F. Salice, L. Pomante, and W. Fornaciari, Metrics for design space exploration of heterogeneous multiprocessor embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign , CODES '02, 2002.
DOI : 10.1145/774789.774802

D. D. Gajski, N. Dutt, A. Wu, and S. Lin, High Level Synthesis (introduction to chip and system design), 1992.

J. Henkel and R. Ernst, A hardware/software partitioner using a dynamically determined granularity, Proceedings of the 34th annual conference on Design automation conference , DAC '97
DOI : 10.1145/266021.266323

J. Henkel and R. Ernst, High-level estimation techniques for usage in hardware/software co-design, Proceedings of 1998 Asia and South Pacific Design Automation Conference, 1998.
DOI : 10.1109/ASPDAC.1998.669500

B. G. Halde and J. Madsen, A exible architecture representation for highlevel synthesis, Second Asian Pacic Conference on Hardware Description Languages, 1994.

P. V. Knudsen and J. Madsen, Integrating communication protocol selection with hardware/software codesign, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.18, issue.8, p.10771095, 1999.
DOI : 10.1109/43.775629

D. D. Gajski, F. Vahid, S. Narayan, and J. Gong, SpecSyn: an environment supporting the specify-explore-refine paradigm for hardware/software system design, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.6, issue.1, p.84100, 1998.
DOI : 10.1109/92.661251

B. R. Rau and M. Schlansker, Embedded computer architecture and automation, Ieee Computer, p.7583, 2001.

S. Aditya, V. Kathail, and B. Rau, Elcor's machine description system :version 3.0, 1998.

G. Gogniat, M. Auguin, L. Bianco, and A. Pegatoquet, A codesign back-end approach for embedded system design, ACM Transactions on Design Automation of Electronic Systems, vol.5, issue.3, 2000.
DOI : 10.1145/348019.348156

C. Wong, P. Marchal, P. Yang, A. Prayati, F. Catthoor et al., Task concurrency management methodology to schedule the MPEG4 IM1 player on a highly parallel processor platform, Proceedings of the ninth international symposium on Hardware/software codesign , CODES '01, 2001.
DOI : 10.1145/371636.371712

P. Lieverse, P. Van-der-wolf, K. Vissers, and E. Deprettere, A methodology for architecture exploration of heterogeneous signal processing systems, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461), p.29, 2001.
DOI : 10.1109/SIPS.1999.822323

]. P. Lieverse, T. Stefanov, P. Van-der-wolf, and E. F. Deprettere, System level design with SPADE: an M-JPEG case study, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281), 2001.
DOI : 10.1109/ICCAD.2001.968594

F. Theeuwen, Tss : Tool for system simulation at philips research. Talk at the MEDEA Workshop on System Simulation, 1998.

T. Givargis, F. Vahid, and J. Henkel, System-level exploration for paretooptimal congurations in parameterized systems-on-a-chip, Ieee International Conference on Computer-Aided Design(ICCAD), 2001.

I. Bolsens, K. Van-rompaey, D. Verkest, and H. De-man, Coware, a design environment for heterogeneous hardware/software systems, ACM/Ieee Design Automation Conference(DAC), 1996.

A. Sangiovanni-vincentelli and G. Martin, Platform-based design and software design methodology for embedded systems, IEEE Design & Test of Computers, vol.18, issue.6, 2001.
DOI : 10.1109/54.970421

A. Sangiovanni-vincentelli, Dening platform-based design. EEDesign of EE- Times, 2002.

D. Davis, Architectural synthesis. Xcell journal, pp.30-34, 2002.

. Th, J. Gourdeaux, J. Diguet, and . Philippe, Design trotter : Interfunction cycle distribution step, 11th Int. Conf. RTS Embedded Systems, 2003.

A. Azzedine, J. Diguet, and J. Philippe, Large exploration for hw/sw partioning of multirate and aperiodic real-time systems, International Symposium on Hardware/Software Codesign (CODES), 2002.

C. , L. , and E. Technologies, Projet epicure : Environnement de partionnement et de co-développement pour utilisation sur architectures recongurables

S. Bilavarn and L. E. , Exploration Architecturale au Niveau Comportemental -Application aux FPGAs, 2002.

J. Diguet, G. Gogniat, P. Danielo, M. Auguin, and J. Philippe, The SPF model, Forum on Design Language (Fdl), 2000.

H. Gomaa, Software design methods for concurrent and real-time systems
DOI : 10.1007/BFb0017625

M. Miranda, M. Janssen, F. Catthoor, and H. De-man, ADOPT: efficient hardware address generation in distributed memory architectures, Proceedings of 9th International Symposium on Systems Synthesis, 1996.
DOI : 10.1109/ISSS.1996.565872

S. Govindarajan, Scheduling algorithms for high-level synthesis, 1995.

S. Davidson, Some Experiments in Local Microcode Compaction for Horizontal Machines, IEEE Transactions on Computers, vol.30, issue.7, p.460477, 1981.
DOI : 10.1109/TC.1981.1675826

P. G. Paulin and J. P. Knight, Force-directed scheduling in automatic data path synthesis, 24th ACM/IEEE conference proceedings on Design automation conference , DAC '87, 1987.
DOI : 10.1145/37888.37918

M. Rahmouni and A. Jerraya, Formulation and evaluation of scheduling techniques for control ow graphs, ACM/Ieee Design Automation Conference(DAC ), 1995.

P. D. Wasserman, Neural Computing, Theory and Practice, 1989.

J. Holland, Adaption in Natural and Articial Systems Ann Arbor : the University of, 1975.

D. E. Goldberg, E. Martin, O. Sentieys, H. Dubois, and J. L. Philippe, Genetic Algorithms in Search, Optimization and Machine Learning Gaut, an architectural synthesis tool for dedicated signal processors, ACM/Ieee Design Automation Conference(DAC), 1989.

F. Catthoor, S. Wuytack, E. Degreef, F. Balasa, L. Nachtergaele et al., Custom Memory Management Methodology, 1998.
DOI : 10.1007/978-1-4757-2849-1

P. Lippens, J. Van-meerbergen, W. Verhaegh, and A. Van-der-werf, Allocation of multiport memories for hierarchical data streams, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD), 1993.
DOI : 10.1109/ICCAD.1993.580169

A. Kountouris and C. Wolinski, Combining speculative execution and conditional resource sharing to eciently schedule conditional behaviors, ACM/Ieee Asian South Pacic Design Automation Conference

D. Wang and Y. H. Hu, Rate optimal scheduling of recursive dsp algorithms by unfolding, TCS, vol.41, p.672675, 1994.

A. Nicolau and R. Potasman, Incremental tree height reduction for high level synthesis, Proceedings of the 28th conference on ACM/IEEE design automation conference , DAC '91, 1991.
DOI : 10.1145/127601.127767

A. Fauth, J. Van-praet, and M. Freericks, Describing instruction set using nml (extented version), 1995.
DOI : 10.1109/edtc.1995.470354

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.3477

G. Hadjiyiannis and S. Devadas, Techniques for accurate performance evaluation in architecture exploration, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.11, issue.4, 2002.
DOI : 10.1109/TVLSI.2003.812290

J. M. Rabaey, N. Ghazal, and A. R. Newton, Predicting performance potential of modern dsps, ACM/Ieee Design Automation Conference(DAC), 2000.

J. M. Rabaey, N. Ghazal, and A. R. Newton, Retargetable estimation scheme for dsp architecture selection, ACM/Ieee Asian South Pacic Design Automation Conference(ASP-DAC), 2000.

F. Djéya and F. Charot, Approche d'estimation exible de performances pour dsp, 7ème SYMPosium en Architectures nouvelles de machines (SYM- PA'7), 2001.

J. Diguet, O. Sentieys, J. Philippe, and E. Martin, Probabilistic resource estimation for pipeline architecture, VLSI Signal Processing, VIII, 1995.
DOI : 10.1109/VLSISP.1995.527493

W. R. Davis, N. Zhang, K. Camera, F. Chen, D. Markovic et al., A design environment for high throughput, low power dedicated signal processing systems, IEEE Custom Integrated Circuits Conference (CICC), 2001.

N. Dutt, G. Grun, and F. Balasa, System level memory size estimation, 1997.

Y. , L. Moullec, J. Diguet, D. Heller, J. Philippe et al., Multigranularity Metrics For The Era Of Strongly Personalized SOCs http://lester.univ-ubs.fr:8080/?moullec/date03 Design-Trotter : a Multimedia Embedded Systems Design Space Exploration Tool Design-Trotter : recombinaisons hiérarchiques dans l'étape d'estimation intra-fonction, Journées Francophones sur l'Adéquation Algorithme Architecture, Ieee/ACM Design Automation and Test in Europe(DATE 2003), A Power Aware System-Level Design Space Exploration Framework, Ieee Workshop on Design and Diagnostics of Electronic Circuits and Systems Y. Le Moullec, J-Ph. Diguet and J-L. Philippe, Fast and Adaptive Data-ow and Data-Transfer Scheduling for Large Design Space Exploration, Great Lakes Symposium on Vlsi Y. Le Moullec, J-Ph. Diguet and J-L, p.8080, 2002.

S. Bilavarn, J. P. Diguet, G. Gogniat, Y. Le-moullec, and J. L. Philippe, Glossaire ASAP : As Soon As Possible ASIC : Application Specic Integrated Circuit ASIP : Application Specic Instruction set, Level Estimations, Ieee International Conference on Electronics, Circuits and Systems Processor ASSP : Application Specic Standard Processor ALAP : As Late As Possible COM : Control Orientation Metric DRM : Data Reuse Metric DSP : Digital Signal Processor FPGA : Field Programmable Gate Array HCDFG : Hierarchical Control and Data Flot Graph HDRM : Hierarchical Data Reuse Metric IP : Intellectual Property MOM : Memory Orientation Metric OARC : Online Average Resources Computation, 2000.