Skip to Main content Skip to Navigation

Traitement du signal échantillonné non uniformément : algorithme et architecture

Abstract : This PhD thesis deals with the development of new design approaches in order to reduce significantly the power consumption of Systems on Chips (SoC) and Communicating Objects used in digital signal processing. The goal is to obtain systems only driven by the events contained in the useful signal. In this context, a new kind of signal processing chain is proposed, combining an asynchronous design (no global clock) and a non-uniform sampling scheme called level-crossing sampling. As an analog-to-digital converter dedicated to this task has already been studied, this work is focussed on the sampled signal processing based on amplitude-time couples. A preliminary study shows that any operation has to use the temporal information. Then, Finite and Infinite Impulse Response Filters (FIR and IIR) are defined in the case of non-uniform sampled signals. Architectures are also proposed and compared to those commonly used showing that the computational complexity is increased. A criterion about the choice of the technology to favour, specifying the global computational load over a finite time, has proved that the asynchronous approach can compensate the complexity cost by decreasing the number of processed points. Thus the processing of low-active signals by an asynchronous chain, combining asynchronous design and non-uniform lead to a reduction of its average activity and so of the power consumption of the integrated circuits making this technology very attractive for Soc area.
Complete list of metadata

Cited literature [67 references]  Display  Hide  Download
Contributor : Lucie Torella <>
Submitted on : Monday, March 6, 2006 - 8:21:50 AM
Last modification on : Friday, December 11, 2020 - 8:28:04 AM
Long-term archiving on: : Saturday, April 3, 2010 - 8:30:31 PM


  • HAL Id : tel-00011758, version 1




F. Aeschlimann. Traitement du signal échantillonné non uniformément : algorithme et architecture. Micro et nanotechnologies/Microélectronique. Institut National Polytechnique de Grenoble - INPG, 2006. Français. ⟨tel-00011758⟩



Record views


Files downloads