U. V. Cummings, A. M. Lines, and A. J. Martin, An asynchronous pipelined lattice structure filter, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.126-133, 1994.
DOI : 10.1109/ASYNC.1994.656301

A. Hassan, M. Guyot, V. Renaudin, and . Levering, New self timed ring and their application to division and square root extraction, p.95, 1995.

[. E. Ii.-4-]-t and . Williams, Self timed rings and their application to division, 1991.

[. E. Ii.-5-]-t and . Williams, Performance of iterative computation in self timed rings, Journal of VLSI signal processing, vol.7, pp.17-31, 1994.

M. Renaudin, P. Vivet, and F. Robin, ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.22-31, 1998.
DOI : 10.1109/ASYNC.1998.666491

URL : https://hal.archives-ouvertes.fr/hal-00011217

[. E. Ii.-7-]-r and . Miller, Sequential Circuits and Machines, 1965.

A. J. Martin, Compiling communicating processes into delay-insensitive VLSI circuits, Distributed Computing, vol.20, issue.8, pp.226-234, 1986.
DOI : 10.1007/BF01660034

J. Rigaud, Spécification de bibliothèques pour la synthèse de circuits asynchrones, 2002.

[. Y. Ii.-11-]-k, P. A. Yun, J. Beerel, and . Arceo, High-performance asynchronous pipeline circuits, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1996.

[. E. Ii.-12-]-i and . Sutherland, Micropipelines, Communication of the ACM, vol.32, p.6, 1989.

[. Ii, B. Stephen, J. D. Furber, P. Garside, S. Riocreux et al., AMULET2e: An asynchronous embedded controller, Proceedings of the IEEE, pp.243-256, 1999.

[. Ii, S. Lars, J. Nielsen, and . Sparsø, Designing asynchronous circuits for low-power: An IFIR filter bank for a digital hearing aid, Proceedings of the IEEE, pp.268-281, 1999.

[. Ii, D. Dean, M. Dill, and . Horowitz, Self timed logic using current sensing completion detection, Journal of VLSI signal processing, vol.7, pp.7-17, 1994.

[. H. Ii.-17-]-s and . Unger, Asynchronous Sequential Switching Circuits, 1969.

[. H. Ii.-18-]-s and . Unger, Asynchronous sequential switching circuits with unrestricted input changes, IEEE Transactions on Computers, vol.20, issue.12, pp.1437-1444, 1971.

[. A. Brzozowski and J. C. Ebergen, Recent developments in the design of asynchronous circuits, Fundamentals of Computation Theory, FCT'89, pp.78-9489, 1989.
DOI : 10.1007/3-540-51498-8_8

[. A. Ii.-22-]-d and . Huffman, The synthesis of sequential switching circuits, Sequential Machines: Selected Papers, 1964.

[. Ii, A. Wesley, and . Clark, Macromodular computer systems, AFIPS Conference Proceedings: 1967 Spring Joint Computer Conference, pp.335-336, 1967.

T. Udding, A formal model for defining and classifying delay-insensitive circuits and systems, Distributed Computing, vol.30, issue.2, pp.197-204, 1986.
DOI : 10.1007/BF01660032

A. J. Martin, The Limitations to Delay-Insensitivity in Asynchronous Circuits, Advanced Research in VLSI, pp.263-278, 1990.
DOI : 10.1007/978-1-4612-4476-9_35

A. J. Martin, Programming in VLSI: From communicating processes to delayinsensitive circuits, Developments in Concurrency and Communication, UT Year of Programming Series, pp.1-64, 1990.

S. Hauck, Asynchronous design methodologies: an overview, Proceedings of the IEEE, vol.83, issue.1, pp.69-93, 1995.
DOI : 10.1109/5.362752

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.37.974

A. Abrial, J. Bouvier, M. Renaudin, P. Senn, and P. Vivet, A new contactless smart card IC using an on-chip antenna and an asynchronous microcontroller, IEEE Journal of Solid-State Circuits, vol.36, issue.7, pp.1101-1107, 2001.
DOI : 10.1109/4.933467

URL : https://hal.archives-ouvertes.fr/hal-00009607

[. F. Iii.-6-]-g, M. Bouesse, A. Renaudin, F. Witon, and . Germain, A Clock-less low-voltage AES crypto-processor, European Solid State CIRcuits Conference, 2005.

[. Borrione, M. Boubekeur, L. Mounier, M. Renaudin, and A. Sirianni, Modeling CHP descriptions in Labeled Transitions Systems for an efficient formal validation of asynchronous circuit specifications, Proc FDL'03, pp.23-26
URL : https://hal.archives-ouvertes.fr/hal-01391640

[. Yun, P. Beerel, and J. Arceo, High Performance Asynchronous Pipeline, International Symposium on Advanced Research in Asynchronous Circuits and Systems", ASYNC'96, 1996.
DOI : 10.1109/async.1996.494434

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.184.1800

[. J. Iii.-10-]-a and . Martin, Synthesis of Asynchronous VLSI Circuits, 1993.

[. E. Iii.-11-]-i and . Sutherland, Micropipelines, Communication of the ACM, vol.32, p.6, 1989.

[. Rezzag, Synthèse Logique de Circuits Asynchrones Micropipeline, 2004.

[. Vivet, Une méthodologie de conception de circuits intégrés quasi-insensibles aux délais: application à l'étude et à la réalisation d'un processeur RISC 16-bit asynchrone, 2001.

]. T. Sakurai and A. R. Newton, Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas, IEEE Journal of Solid-State Circuits, vol.25, issue.2, 1990.
DOI : 10.1109/4.52187

K. O. Hedenstierna and . Jeppson, CMOS Circuit Speed and Buffer Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.6, issue.2, p.6, 1987.
DOI : 10.1109/TCAD.1987.1270271

S. R. Vemuru and N. Scheinberg, Short-circuit power dissipation estimation for CMOS logic gates, IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, p.41, 1994.
DOI : 10.1109/81.331533

S. Bisdounis, O. Nikolaidis, and . Koufopavlou, Propagation Delay and Short-Circuit Power Dissipation Modeling of the CMOS Inverter. IEEE Transaction on Circuits and Systems-I: Fundamental Theory and Applications, p.45, 1998.

C. Mead and L. Conway, Introduction to VLSI Systems, 1980.

H. West and K. Eshraghian, Principles of CMOS VLSI Design, 1994.

]. F. Najm, R. Burch, P. Yang, and I. Hajj, CREST ? A current estimation tool for CMOS circuits, IEEE Int. Conf. Computer-Aided Design, pp.204-207, 1988.

M. Tsui, A. M. Pedran, and . Despain, Efficient estimation of synamic power consumption under a real delay model, IEEE Int. Conf. Computer-Aided Design, pp.224-228, 1993.

]. R. Burch, F. Najm, P. Yang, and T. Trick, McPOWER: a Monte Carlo approach to power estimation, IEEE/ACM International Conference on Computer-Aided Design, pp.90-97, 1992.
DOI : 10.1109/ICCAD.1992.279392

[. I. Iv.-11-]-p, A. J. Pénzes, and . Martin, An energy estimation method for asynchronous microprocessor, Design Automation and Test in Europe, 2002.

I. Chapitre, . J. Modèles-d-'énergie, A. Martin, R. Lines, M. Manohar et al., Retard et Surface Conception Automatique de Chemins de Données en Logique Asynchrone QDI [IV.12] A The design of an asynchronous MIPS R3000 microprocessor, Proceedings of the 17th Conf. on Advanced Research in VLSI, pp.164-181, 1997.

]. I. Sutherland, B. Sproull, and D. Harris, Logical effort: designing fast CMOS circuits, 1999.

[. Iv and . Martin, Remarks on Low-power Advantages of Asynchronous Circuits, ESSCIRC'98: Low-power Systems on a Chip, 1998.

[. Iv and . Martin, Towards an Energy Complexity of Computation, Information Pocessing Letters, vol.77, 2001.

[. Ou and M. Nyström, Energy-Delay Tradeoffs Involving Voltage Scaling in Synchronous and Asynchronous Circuits, Fourth ACiD-WG Workshop, 2004.

[. Karandikar and S. Sapatnekar, Fast Comparison of Circuit Implementations, Proceedings of DATE'04, 2004.

[. Fragoso, G. Sicard, and M. Renaudin, Comparaison Rapide de Performance de Circuits Asynchrones QDI, Recueil de Communications de FTFC'2005, 2005.
DOI : 10.3166/tsi.26.535-565

C. L. Seitz, System timing, Introduction to VLSI Systems, 1980.

. Heller, Cascode voltage switch logic: A differential CMOS logic family, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 1984.
DOI : 10.1109/ISSCC.1984.1156629

A. Martin, Programming in VLSI: from communicating processes to delay-insensitive circuits, Concurrency and Communication, 1990.

A. Martin, Asynchronous datapaths and the design of an asynchronous adder, Formal Methods in System Design, vol.1, issue.4, pp.117-137, 1992.
DOI : 10.1007/BF00464358

T. Meng, Synchronization Design for Digital Systems, 1991.
DOI : 10.1007/978-1-4615-3990-2

C. Nielsen, Evaluating of functional blocks designs, 1994.

E. Sentovich, SIS: a system for sequential circuits synthesis, 1992.

J. Sparsø and J. Staunstrup, Delay-insensitive multi-ring structures. Integration, the VLSI journal, pp.313-340, 1993.

[. V. David, E. Muller, and W. S. Bartky, A theory of asynchronous circuits, Proceedings of an International Symposium on the Theory of Switching, pp.204-243, 1959.

E. David and . Muller, Asynchronous logics and application to information processing, Symposium on the Application of Switching Theory to Space Technology, pp.289-297, 1962.

M. Karl, S. A. Fant, and . Brandt, NULL conventional logic: A complete and consistent logic for asynchronous digital circuit synthesis, International Conference on Application-specific Systems, Architectures, and Processors, pp.261-273, 1996.

[. V. David, R. Ginosar, and M. Yoeli, An efficient implementation of Boolean functions as self-timed circuits, IEEE Transactions on Computers, vol.41, issue.1, pp.2-11, 1992.
DOI : 10.1109/12.123377

M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev, Asynchronous design using commercial HDL synthesis tools, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), pp.114-125, 2000.
DOI : 10.1109/ASYNC.2000.836983

A. Kondratyev and K. Lwin, Design of asynchronous circuits by synchronous CAD tools, Proc. ACM/IEEE Design Automation Conference, 2002.

A. Branover, R. Kol, and R. Ginosar, Asynchronous design by conversion: converting synchronous circuits into asynchronous ones, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.870-875, 2004.
DOI : 10.1109/DATE.2004.1268996

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.206.1413

I. Maurine, J. B. Rigaud, F. Bouesse, G. Sicard, and M. Renaudin, Static Implementation of QDI Asynchronous Primitives, PATMOS'03, pp.181-191, 2003.
DOI : 10.1007/978-3-540-39762-5_20

URL : https://hal.archives-ouvertes.fr/hal-01376724

[. V. Maurine, J. B. Rigaud, F. Bouesse, G. Sicard, and M. Renaudin, TAL: une bibliothèque de cellules pour le design de circuits asynchrones QDI, p.3, 2003.

[. Huffman, A method for the construction of minimum redundancy codes, Proc IRE, pp.1098-101, 1952.

[. Vi, J. Sparsø, M. Staunstrup, and . Dantzer-sørensen, Design of delay insensitive circuits using multi-ring structures, Proceedings of EURO?DAC, pp.15-20, 1992.

J. Sklansky, Conditional-Sum Addition Logic, IEEE Transactions on Electronic Computers, vol.9, issue.2, pp.226-231, 1960.
DOI : 10.1109/TEC.1960.5219822

[. Vi, H. Brent, and . Kung, A Regular Layout for Parallel Adders, IEEE Transactions on Computers, issue.3, pp.260-264, 1982.

P. Kogge and H. Stone, A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations, Conception Automatique de Chemins de Données en Logique Asynchrone QDI Chapitre VI Additionneurs [VI.4], pp.783-791, 1973.
DOI : 10.1109/TC.1973.5009159

[. Vi, K. Kondratyev, and . Lwin, Design of asynchronous circuits using synchronous CAD tools, IEEE Design and Test of Computers, vol.19, issue.4, pp.107-117, 2002.

[. Vi, R. David, M. Ginosar, and . Yoeli, An efficient implementation of Boolean functions as self-timed circuits, IEEE Transactions on Computers, vol.41, issue.1, pp.2-11, 1992.

J. Fragoso, G. Sicard, M. Renaudin, and . Power, Area trade-offs in 1-of-M parallel-prefix asynchronous adders, Proc. PATMOS'03 ? 13th International Workshop on Power and Timing Modeling, Optmization and Simulation, 2003.
URL : https://hal.archives-ouvertes.fr/hal-01376723

J. Fragoso, G. Sicard, and M. Renaudin, Automatic generation of 1-of-M QDI asynchronous adders, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings., 2003.
DOI : 10.1109/SBCCI.2003.1232821

URL : https://hal.archives-ouvertes.fr/hal-00009582

J. Fragoso, . Sicard-g, and M. Renaudin, Generalized 1-of-M QDI Asynchronous Adders, 3RD ACID-WG WORKSHOP, 2003.

[. Vii.-1-]-b and . Parhami, Computer arithmetic: algorithms and hardware designs, 2000.

]. C. Baugh and B. A. Wooley, A Two's Complement Parallel Array Multiplication Algorithm, IEEE Transactions on Computers, vol.22, issue.12, pp.1045-1047, 1973.
DOI : 10.1109/T-C.1973.223648

A. Frequenza, Some schemes for parallel multipliers, pp.349-356, 1965.

[. D. Vii.-5-]-a and . Booth, A signed binary multiplication technique, Quarterly J. Mechanics and Applied Mathematics, vol.4, issue.2, pp.236-240, 1951.

. A. Bibliographie, J. Abrial, M. Bouvier, P. Renaudin, P. Senn et al., A New Contactless Smart Card IC using On-Chip Antenna and Asynchronous Microcontroller, Journal of Solid-State Circuits, vol.36, pp.1101-1107, 2001.

C. R. Baugh and B. A. Wooley, A Two's Complement Parallel Array Multiplication Algorithm, IEEE Transactions on Computers, vol.22, issue.12, pp.1045-1047, 1973.
DOI : 10.1109/T-C.1973.223648

S. L. Bisdounis, O. Nikolaidis, and . Koufopavlou, Propagation Delay and Short- Circuit Power Dissipation Modeling of the CMOS Inverter IEEE Transaction on Circuits and Systems-I: Fundamental Theory and Applications A signed binary multiplication technique, Quarterly J. Mechanics and Applied Mathematics, vol.45, issue.4 2, pp.236-240, 1951.

M. D. Borrione, L. Boubekeur, M. Mounier, A. Renaudin, and . Sirianni, Modeling CHP descriptions in Labeled Transitions Systems for an efficient formal validation of asynchronous circuit specifications, Proc FDL'03, pp.23-26, 2003.
URL : https://hal.archives-ouvertes.fr/hal-01391640

]. G. Bouesse, M. Renaudin, A. Witon, and F. Germain, A Clock-less low-voltage AES crypto-processor, European Solid State CIRcuits Conference, 2005.
URL : https://hal.archives-ouvertes.fr/hal-00096996

A. Branover, R. Kol, and R. Ginosar, Asynchronous design by conversion: converting synchronous circuits into asynchronous ones, Proceedings Design, Automation and Test in Europe Conference and Exhibition, pp.870-875, 2004.
DOI : 10.1109/DATE.2004.1268996

H. R. Brent and . Kung, A Regular Layout for Parallel Adders, IEEE Transactions on Computers, vol.31, issue.3, pp.260-264, 1982.
DOI : 10.1109/TC.1982.1675982

J. Leonardo-fragoso, ?. Tima, . Inpg, . A. Brz-89-]-j, J. C. Brzozowski et al., Recent developments in the design of asynchronous circuits, Fundamentals of Computation Theory, FCT'89, pp.78-9489, 1989.

]. R. Burch, F. Najm, P. Yang, and T. Trick, McPOWER: a Monte Carlo approach to power estimation, IEEE/ACM International Conference on Computer-Aided Design, pp.90-97, 1992.
DOI : 10.1109/ICCAD.1992.279392

. J. Cha-73-]-t, C. E. Chaney, and . Molnar, Anomaloues behavioural of synchronizer and arbiter circuits, IEEE Transaction on Computers, vol.22, issue.4, pp.421-422, 1973.

. V. Cum-94-]-u, A. M. Cummings, A. J. Lines, and . Martin, An Asynchronous Pipelined Lattice Structure Filter Some schemes for parallel multipliers, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and SystemsDAD 65] L. Dadda, pp.126-133349, 1965.

I. David, R. Ginosar, and M. Yoeli, An efficient implementation of Boolean functions as self-timed circuits, IEEE Transactions on Computers, vol.41, issue.1, pp.2-11, 1992.
DOI : 10.1109/12.123377

M. Dean, D. Dill, and M. Horowitz, Self timed logic using current sensing completion detection [DIN 03] A. Dinh-DucSynthèse Automatique de Circuits Asynchrones QDISynthesis of QDI Asynchronous Circuits from DTL-style Petri-Net" IWLS-02, Journal of VLSI signal processing IEEE/ACM Internat. Workshop on Logic & Synthesis, vol.7, pp.7-17, 1994.

M. Karl, S. A. Fant, and . Brandt, NULL conventional logic: A complete and consistent logic for asynchronous digital circuit synthesis, International Conference on Application-specific Systems, Architectures, and Processors, pp.261-273, 1996.

G. J. Fragoso, M. Sicard, and . Renaudin, Comparaison Rapide de Performance de Circuits Asynchrones QDI, Recueil de Communications de FTFC'2005, 2005.
DOI : 10.3166/tsi.26.535-565

J. Fragoso, G. Sicard, M. Renaudin, and . Power, Area trade-offs in 1-of-M parallelprefix asynchronous adders, Proc. PATMOS'03 ? 13th International Workshop on Power and Timing Modeling, Optmization and Simulation, 2003.
URL : https://hal.archives-ouvertes.fr/hal-01376723

J. Leonardo-fragoso, ?. Tima-?-inpg-[-frag03b-]-fragoso, J. Sicard, G. Renaudin, and M. , Automatic Generation of 1-of-M QDI Asynchronous Adders, Proc. SBCCI'03 ? 16th Symposium on Integrated Circuits and System Design. São Paulo, 2003.

J. Fragoso, . Sicard-g, and M. Renaudin, Generalized 1-of-M QDI Asynchronous Adders, 3RD ACID-WG WORKSHOP, p.99, 2003.

S. B. Furber, J. D. Garside, P. Riocreux, S. Temple, P. Day et al., AMULET2e: an asynchronous embedded controller, HAS 95, pp.243-25695, 1995.
DOI : 10.1109/5.740018

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.673.3561

S. Hauck, Asynchronous design methodologies: an overview, Proceedings of the IEEE, vol.83, issue.1, pp.69-93, 1995.
DOI : 10.1109/5.362752

K. O. Hedenstierna and . Jeppson, CMOS Circuit Speed and Buffer Optimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.6, issue.2, p.6, 1987.
DOI : 10.1109/TCAD.1987.1270271

. G. Hel-84-]-l and . Heller, Cascode voltage switch logic : a differencial CMOS logic family, IEEE International Solid State Circuits Conference, 1984.

D. A. Huffman, The synthesis of sequential switching circuits, Sequential Machines: Selected Papers, 1964.

S. Karandikar and S. Sapatnekar, Fast Comparison of Circuit Implementations, Proceedings of DATE'04, 2004.

J. Kessels and P. Marston, Designing asynchronous standby circuits for a low-power pager, Proceedings of the IEEE, pp.257-267, 1999.

H. P. Kogge and . Stone, A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations, IEEE Transactions on Computers, vol.22, issue.8, pp.783-791, 1973.
DOI : 10.1109/TC.1973.5009159

A. Kondratyev and K. Lwin, Design of asynchronous circuits by synchronous CAD tools, Proc. ACM/IEEE Design Automation Conference, 2002.

A. Kondratyev and K. Lwin, Design of asynchronous circuits using synchronous CAD tools, IEEE Design & Test of Computers, vol.19, issue.4, pp.107-117, 2002.
DOI : 10.1109/MDT.2002.1018139

J. Leonardo-fragoso, ?. Tima, K. Ligthart, R. Fant, A. Smith et al., Asynchronous design using commercial HDL synthesis tools Towards an Energy Complexity of Computation Remarks on Low-power Advantages of Asynchronous Circuits " , ESSCIRC'98: Low-power Systems on a Chip The design of an asynchronous MIPS R3000 microprocessor, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems Proceedings of the 17th Conf. on Advanced Research in VLSI, pp.114-125, 1997.

A. J. Martin, Asynchronous datapaths and the design of an asynchronous adder, Formal Methods in System Design, vol.1, issue.4, pp.117-137, 1992.
DOI : 10.1007/BF00464358

A. J. Martin, The Limitations to Delay-Insensitivity in Asynchronous Circuits, Advanced Research in VLSI, pp.263-278, 1990.
DOI : 10.1007/978-1-4612-4476-9_35

A. J. Martin, Programming in VLSI: From communicating processes to delay-insensitive circuits, Developments in Concurrency and Communication, UT Year of Programming Series, pp.1-64

A. J. Martin, Compiling communicating processes into delay-insensitive VLSI circuits, Distributed Computing, vol.20, issue.8, pp.226-234, 1986.
DOI : 10.1007/BF01660034

URL : http://authors.library.caltech.edu/26661/2/postscript.pdf

]. P. Mau-03a, J. B. Maurine, F. Rigaud, G. Bouesse, M. Sicard et al., Static Implementation of QDI asynchronous primitives, PATMOS'03, pp.181-191, 2003.

]. P. Mau-03b, J. B. Maurine, F. Rigaud, G. Bouesse, M. Sicard et al., TAL: une bibliothèque de cellules pour le design de circuits asynchrones QDI, p.3, 2003.

L. C. Mead and . Conway, Introduction to VLSI Systems, 1980.

. E. Mil-65-]-r and . Miller, Sequential Circuits and Machines

C. Myers, Asynchronous Circuit Design, 2001.
DOI : 10.1002/0471224146

E. David and . Muller, Asynchronous logics and application to information processing, Symposium on the Application of Switching Theory to Space Technology, pp.289-297, 1962.

E. David, W. S. Muller, and . Bartky, A theory of asynchronous circuits, Proceedings of an International Symposium on the Theory of Switching, pp.204-243, 1959.

R. F. Najm, P. Burch, I. Yang, and . Hajj, CREST ? A current estimation tool for CMOS circuits, IEEE Int. Conf. Computer-Aided Design, pp.204-207, 1988.

L. S. Nielsen and J. Sparsø, Designing asynchronous circuits for lowpower: An IFIR filter bank for a digital hearing aid, Proceedings of the IEEE, pp.268-281, 1999.

E. Ou and M. Nyström, Energy-Delay Tradeoffs Involving Voltage Scaling in Synchronous and Asynchronous Circuits Computer arithmetic: algorithms and hardware designs, 2000.

A. P. Pénzes and . Martin, An energy estimation method for asynchronous microprocessor, Design Automation and Test in Europe, 2002.

. P. Pénzes, Energy-Delay Complexity of Asynchronous Circuits, 2002.

M. Renaudin, P. Vivet, and F. Robin, ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.22-31, 1998.
DOI : 10.1109/ASYNC.1998.666491

URL : https://hal.archives-ouvertes.fr/hal-00011217

J. Rigaud, Synthèse Logique de Circuits Asynchrones Micropipeline Spécification de bibliothèques pour la synthèse de circuits asynchrones, 2002.

J. Leonardo-fragoso, ?. Tima-?-inpg-[-sak-90-]-t, A. R. Sakurai, and . Newton, Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas, IEEE Journal of Solid-State Circuits, vol.25, issue.2, 1990.

C. L. Seitz, System timing, Introduction to VLSI Systems, 1980.

E. Sentovich, SIS: a system for sequential circuits synthesis, 1992.

J. Sparsø, J. Staunstrup, J. Sparsø, J. Staunstrup, and M. Dantzer-sørensen, Delay-insensitive multi-ring structures, Proceedings of EURO?DAC, pp.313-340, 1992.
DOI : 10.1016/0167-9260(93)90035-B

]. J. Skl-60 and . Sklansky, Conditional-sum addition logic, IRE Trans. Electronic Computers, vol.9, issue.2, pp.226-231, 1960.

I. Sutherland, B. Sproull, and D. Harris, Logical effort: designing fast CMOS circuits, 1999.

I. E. Sutherland, Micropipelines, Communication of the ACM, vol.32, p.6, 1989.
DOI : 10.1145/1283920.1283946

J. Tijmen and U. , A formal model for defining and classifying delayinsensitive circuits, Distributed Computing, vol.1, issue.4, pp.197-204, 1986.

. Y. Tsu-93-]-c, M. Tsui, A. M. Pedran, and . Despain, Efficient estimation of synamic power consumption under a real delay model, IEEE Int. Conf. Computer-Aided Design, pp.224-228, 1993.

. S. Unger, Asynchronous sequential switching circuits with unrestricted input changes, IEEE Transactions on Computers, vol.20, issue.12, pp.1437-1444, 1971.
DOI : 10.1109/swat.1970.3

. S. Unger, Asynchronous Sequential Switching Circuits, IEEE Transactions on Systems, Man, and Cybernetics, vol.3, issue.3, 1969.
DOI : 10.1109/TSMC.1973.4309232

. R. Vem-94-]-s, N. Vemuru, and . Scheinberg, Short-Circuit Power Dissipation Estimation for CMOS Logic Gates, IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, p.41, 1994.

K. N. West and . Eshraghian, Principles of CMOS VLSI Design, 1994.

A. Wesley and . Clark, Macromodular computer systems, AFIPS Conference Proceedings: 1967 Spring Joint Computer Conference, pp.335-336, 1967.

. E. Wil-94-]-t and . Williams, Performance of iterative computation in self timed rings, Journal of VLSI signal processing, vol.7, pp.17-31, 1994.

. E. Wil-91-]-t and . Williams, Self timed rings and their application to division, 1991.

K. Y. Yun, P. A. Beerel, and J. Arceo, High-performance asynchronous pipeline circuits, Proceedings Second International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1996.
DOI : 10.1109/ASYNC.1996.494434

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.184.1800