A. Aho and S. Johnson, Optimal code generation for expression trees, Journal of the ACM, vol.13, issue.3, pp.488-501, 1976.
DOI : 10.1145/321958.321970

A. Aho, M. Ganapathi, and S. Tjiang, Code generation using tree matching and dynamic programming, ACM Transactions on Programming Languages and Systems, vol.11, issue.4, pp.491-516, 1989.
DOI : 10.1145/69558.75700

A. Alomary, T. Nakata, Y. Honma, M. Imai, and N. Hikichi, An ASIP instruction set optimization algorithm with functional module sharing constraint, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD), pp.526-532, 1993.
DOI : 10.1109/ICCAD.1993.580109

A. Devices, ADSP--2100 Family DSP Microcomputers

G. Araujo, Challenges in Code Generation for Embedded Processors, Code Generation for Embedded Processors, 1995.
DOI : 10.1007/978-1-4615-2323-9_3

G. Araujo and S. Malik, Optimal Code Generation for Embedded Memory Non-Homogeneous Register Architectures, International Symposium on System Synthesis, pp.36-41, 1995.

R. Camposano and J. Wilberg, Embedded System Design " , Design Automation for Embedded Systems, an International Journal, pp.5-50, 1996.

D. Bacon, S. Graham, and O. Sharp, Compiler transformations for high-performance computing, ACM Computing Surveys, vol.26, issue.4, pp.345-420, 1994.
DOI : 10.1145/197405.197406

U. Banerjee, Loop Parallelization, p.171, 1994.
DOI : 10.1007/978-1-4757-5676-0

S. Bashford, The MIMOLA Language Version 4, 1994.

E. Berrebi, P. Kission, S. Vernalde, S. Detroch, J. C. Herluison et al., Combined Control-flow Dominated and Data-flow Dominated High-level Synthesis, Proc. of the Design Automation Conference, pp.573-578, 1996.
DOI : 10.1109/dac.1996.545641
URL : https://hal.archives-ouvertes.fr/hal-00008128

J. Bier, DSP Processors and Cores: The Options Multiply, Integrated System Design Magazine, 1995.

M. Breternitz and J. Shen, Architecture synthesis of high-performance application-specific processors, Conference proceedings on 27th ACM/IEEE design automation conference , DAC '90, pp.542-548, 1990.
DOI : 10.1145/123186.123398

G. Chaitin, Register allocation via coloring, Computer Languages, pp.47-57, 1981.
DOI : 10.1016/0096-0551(81)90048-5

G. Chaitin, Register Allocation & Spilling via Graph Coloring, Proc. of the ACM Symposium on Compiler Construction, SIGPLAN Notices, pp.98-105, 1982.
DOI : 10.1145/800230.806984

J. Davidson and C. Fraser, Code selection through object code optimization, ACM Transactions on Programming Languages and Systems, vol.6, issue.4, pp.505-526, 1984.
DOI : 10.1145/1780.1783
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.2150

F. Depuydt, W. Geurts, G. Goossens, and H. Deman, Optimal scheduling and software pipelining of repetitive signal flow graphs with delay line optimization, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC, pp.490-494, 1994.
DOI : 10.1109/EDTC.1994.326831

H. Emmelmann, P. Schroer, and R. Landwehr, BEG -a generator for efficient back ends, ACM SIGPLAN Conference on Programming Language Design and Implementation, pp.227-237, 1989.
DOI : 10.1145/73141.74838

A. Fauth, Beyond Tool-Specific Machine Descriptions, Code Generation for Embedded Processors, 1995.
DOI : 10.1007/978-1-4615-2323-9_8

A. Fauth and A. Knoll, Automated generation of DSP program development tools using a machine description formalism, IEEE International Conference on Acoustics Speech and Signal Processing, 1993.
DOI : 10.1109/ICASSP.1993.319154

A. Fauth, J. Vanpraet, and M. Freericks, Describing instruction set processors using nML, Proceedings the European Design and Test Conference. ED&TC 1995, pp.503-507, 1995.
DOI : 10.1109/EDTC.1995.470354

H. Feuerhahn, Data-flow Driven Resource Allocation In A Retargetable Microcode Compiler, [1988] Proceedings of the 21st Annual Workshop on Microprogramming and Microarchitecture, MICRO '21, pp.105-107, 1988.
DOI : 10.1109/MICRO.1988.639266

C. Fischer and R. Leblanc, Crafing a Compiler wih C, The Benjamin, 1991.

F. Franssen, F. Balasa, M. Van-swaaij, F. Catthoor, and H. Deman, Modeling multidimensional data and control flow, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.1, issue.3, pp.319-327, 1993.
DOI : 10.1109/92.238445
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.55.9605

C. Fraser, D. Hanson, and T. Proebsting, Engineering a simple, efficient code-generator generator, ACM Letters on Programming Languages and Systems, vol.1, issue.3, pp.213-226, 1992.
DOI : 10.1145/151640.151642
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.140.1823

M. Freericks, The nML Machine Description Formalism, 1991.

M. Ganapathi, C. N. Fisher, and J. L. Hennessy, Retargetable Compiler Code Generation, ACM Computing Surveys, vol.14, issue.4, pp.573-593, 1982.
DOI : 10.1145/356893.356897

N. Gehani, C: An Advanced Introduction, ANSI C Edition, 1988.

W. Geurts, Design of DSP systems with Chess/Checkers, 2nd International Workshop on Code Generation for Embedded Processors, 1996.

R. Glanville and S. Graham, A new method for compiler code generation, Proceedings of the 5th ACM SIGACT-SIGPLAN symposium on Principles of programming languages , POPL '78, 1978.
DOI : 10.1145/512760.512785

G. Goossens, J. Vanpraet, D. Lanneer, W. Geurts, A. Kifli et al., Embedded software in real-time signal processing systems: design technologies, Proceedings of the IEEE, special issue on Hardware/Software Co-Design, 1997.
DOI : 10.1109/5.558718
URL : https://hal.archives-ouvertes.fr/hal-01446753

G. Goossens, J. Vandewalle, and H. Deman, Loop optimization in register-transfer scheduling for DSP-systems, Proceedings of the 1989 26th ACM/IEEE conference on Design automation conference , DAC '89, pp.826-831, 1989.
DOI : 10.1145/74382.74384

R. P. Gurd, Experience developing microcode using a high level language, Proc. of the 16th Annual Microprogramming Workshop, pp.179-184, 1983.
DOI : 10.1145/1096419.1096446

M. Harrand, A single chip videophone video encoder/decoder, Proceedings ISSCC '95, International Solid-State Circuits Conference, pp.292-293, 1995.
DOI : 10.1109/ISSCC.1995.535561

R. Hartmann, Combined scheduling and data routing for programmable ASIC systems, [1992] Proceedings The European Conference on Design Automation, pp.486-490, 1992.
DOI : 10.1109/EDAC.1992.205983

L. Hendren, G. Gao, E. Altman, and C. Mukerji, A register allocation framework based on hierarchical cyclic interval graphs, Proc. of the International Conference on Compiler Construction, 1992.
DOI : 10.1007/3-540-55984-1_17

J. Henkel, R. Ernst, U. Holtmann, and T. Benner, Adaptation Of Partitioning And High-level Synthesis In Hardware/software Co-synthesis, IEEE/ACM International Conference on Computer-Aided Design, pp.96-100, 1994.
DOI : 10.1109/ICCAD.1994.629750

J. Hennesey and D. Patterson, Computer Architecture: A Quantitative Approach, 1990.

P. Hilfinger and J. Rabaey, DSP Specification Using the Silage Language, Anatomy of a Silicon Compiler, 1992.
DOI : 10.1007/978-1-4615-3570-6_15

B. Holmer, A Tool for Processor Instruction-Set Design, Proc. of the European Design Automation Conference, pp.150-155, 1994.

B. Holmer and A. Despain, Viewing instruction set design as an optimization problem, Proceedings of the 24th annual international symposium on Microarchitecture , MICRO 24, pp.153-162, 1991.
DOI : 10.1145/123465.123497

U. Holtmann and R. Ernst, Combining MBP-speculative computation and loop pipelining in high-level synthesis, Proceedings the European Design and Test Conference. ED&TC 1995, pp.550-555, 1995.
DOI : 10.1109/EDTC.1995.470346
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.409.847

I. Huang and A. Despain, Synthesis of application specific instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.14, issue.6, pp.663-675, 1995.
DOI : 10.1109/43.387728

M. Ikeda, A hardware/software concurrent design for a real-time SP@ML MPEG2 video-encoder chip set, Proceedings ED&TC European Design and Test Conference, pp.320-326, 1996.
DOI : 10.1109/EDTC.1996.494320

M. Imai, A. Almary, J. Sato, and N. Hikichi, An integer programming approach to instruction implementation method selection problem, Proceedings EURO-DAC '92: European Design Automation Conference, pp.106-111, 1992.
DOI : 10.1109/EURDAC.1992.246257

T. B. Ismail, K. O-'brien, and A. Jerraya, Interactive System-level Partitioning with PARTIF, Proc. of the European Design & Test Conference, 1994.
DOI : 10.1109/edtc.1994.326835
URL : https://hal.archives-ouvertes.fr/hal-00008033

S. Joshi and D. Dhamdhere, A composite hoisting-strength reduction transformation for global program optimization, International Journal of Computer Math, part, vol.1, issue.11 2, pp.21-41, 1982.
DOI : 10.1080/00207168208803296

J. Knoop, O. Ruthing, and B. Steffen, Lazy Code Motion, ACM SIGPLAN Conference on Programming Language Design and Implementation, pp.224-234, 1992.

F. Kurdahi and A. Parker, REAL: a program for REgister ALlocation, 24th ACM/IEEE conference proceedings on Design automation conference , DAC '87, pp.210-215, 1987.
DOI : 10.1145/37888.37920

M. Lam, Software pipelining, ACM SIGPLAN Conference on Programming Language Design and Implementation, pp.318-328, 1988.
DOI : 10.1145/989393.989420

D. Lanneer, M. Cornero, G. Goossens, and H. Deman, Data routing: a paradigm for efficient data-path synthesis and code generation, Proceedings of 7th International Symposium on High-Level Synthesis, pp.17-22, 1994.
DOI : 10.1109/ISHLS.1994.302347

D. Lanneer, Chess : Retargetable Code Generation for Embedded DSP Processors, Code Generation for Embedded Processors, 1995.
DOI : 10.1007/978-1-4615-2323-9_5
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.42.2641

J. R. Larus, Efficient program tracing, Computer, vol.26, issue.5, pp.52-61, 1993.
DOI : 10.1109/2.211900

R. Leupers and P. , Time-constrained Code Compaction for DSPs, International Symposium on System Synthesis, pp.54-58, 1995.
DOI : 10.1109/isss.1995.520613
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.138.8810

R. Leupers and P. , Algorithms for address assignment in DSP code generation, Proceedings of International Conference on Computer Aided Design, pp.109-112, 1996.
DOI : 10.1109/ICCAD.1996.569409

R. Leuper and P. , Retargetable generation of code selectors from HDL processor models, Proceedings European Design and Test Conference. ED & TC 97, pp.140-144, 1997.
DOI : 10.1109/EDTC.1997.582348

S. Liao, Code Generation and Optimization Techniques for Embedded Digital Signal Processors, Hardware/Software Co-design, 1996.
DOI : 10.1007/978-94-009-0187-2_7
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.56.2162

S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang, Code Optimization Techniques for Embedded DSP Microprocesseurs, Proc. of the Design Automation Conference, pp.599-604, 1995.

C. Liem, M. Cornero, M. Santana, P. Paulin, A. Jerraya et al., Am embedded system case study, Proceedings of the 34th annual conference on Design automation conference , DAC '97, 1997.
DOI : 10.1145/266021.266373

C. Liem, T. May, and P. Paulin, Instruction-set matching and selection for DSP and ASIP code generation, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC, pp.31-37, 1994.
DOI : 10.1109/EDTC.1994.326902

C. Liem, T. May, and P. Paulin, Register Assignment through Resource Classification for ASIP Microcode Generation, Proc. of the Int. Conference on Computer Aided Design, pp.397-402, 1994.

C. Liem, F. Naçabal, C. Valderrama, P. Paulin, and A. Jerraya, System-on-a-chip cosimulation and compilation, IEEE Design & Test of Computers, vol.14, issue.2, 1997.
DOI : 10.1109/54.587736
URL : https://hal.archives-ouvertes.fr/hal-00008011

C. Liem, P. Paulin, M. Cornero, and A. Jerraya, Industrial Experience using Rule-driven Retargetable Code Generation for Multimedia Applications, Proc. of the International Symposium on System Synthesis, pp.60-65, 1995.
URL : https://hal.archives-ouvertes.fr/hal-00008027

C. Liem, P. Paulin, and A. Jerraya, Address calculation for retargetable compilation and exploration of instruction-set architectures, 33rd Design Automation Conference Proceedings, 1996, pp.597-600, 1996.
DOI : 10.1109/DAC.1996.545645
URL : https://hal.archives-ouvertes.fr/hal-00008023

C. Liem, P. Paulin, and A. Jerraya, ReCode: the design and re-design of the instruction codes for embedded instruction-set processors, Proceedings European Design and Test Conference. ED & TC 97, 1997.
DOI : 10.1109/EDTC.1997.582426
URL : https://hal.archives-ouvertes.fr/hal-00008020

A. Lioy and M. Mezzalama, Automatic compaction of microcode, Microprocessors and Microsystems, vol.14, issue.1, pp.21-29, 1990.
DOI : 10.1016/0141-9331(90)90010-S

P. Lippens, J. Van-meerbergen, A. Van-der-werf, W. Verhaegh, B. Mcsweeney et al., PHIDEO: a silicon compiler for high speed algorithms, Proceedings of the European Conference on Design Automation., pp.436-441, 1991.
DOI : 10.1109/EDAC.1991.206442

E. Morel and C. Renvoise, Global optimization by suppression of partial redundancies, Communications of the ACM, vol.22, issue.2, pp.96-103, 1979.
DOI : 10.1145/359060.359069

R. Motorola, M. Mueller, S. O. Duda, and . Haire, A Survey of Resource Allocation Methods in Optimizing Microcode Compilers, Motorola DSP Product Overviews Proc. of the 17th Annual Workshop on Microarchitecture, pp.285-295, 1984.

F. Naçabal, O. Deygas, P. Paulin, and M. Harrand, C-VHDL Co-Simulation: Industrial Requirements for Embedded Control Processors, Proc. of EuroDAC/EuroVHDL Designer Sessions, pp.55-60, 1996.

S. Novack, A. Nicolau, and N. Dutt, A Unified Code Generation Approach Using Mutation Scheduling, Code Generation for Embedded Processors, 1995.
DOI : 10.1007/978-1-4615-2323-9_12

P. Panda, N. Dutt, and A. Nicolau, Memory Organization for Improved Data Cache Performance in Embedded Processors, Proc. of the International Symposium on System Synthesis, pp.90-95, 1996.
DOI : 10.1109/isss.1996.565886
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.43.9440

P. Paulin, M. Cornero, C. Liem, F. Naçabal, C. Donawa et al., Trends In Embedded Systems Technology, Hardware/Software Co-design, 1996.
DOI : 10.1007/978-94-009-0187-2_13
URL : https://hal.archives-ouvertes.fr/hal-01466207

P. Paulin, J. Fréhel, M. Harrand, E. Berrebi, C. Liem et al., High-level synthesis and codesign methods: An application to a Videophone Codec, Proceedings of EURO-DAC. European Design Automation Conference, 1995.
DOI : 10.1109/EURDAC.1995.527442

P. Paulin and J. Knight, Force-directed scheduling in automatic data path synthesis, 24th ACM/IEEE conference proceedings on Design automation conference , DAC '87, pp.195-202, 1987.
DOI : 10.1145/37888.37918

P. Paulin, C. Liem, M. Cornero, F. Naçabal, and G. Goossens, Embedded software in real-time signal processing systems: application and architecture trends, Proceedings of the IEEE, special issue on Hardware/Software Co-design, pp.444-451, 1997.
DOI : 10.1109/5.558716

P. Paulin, C. Liem, T. May, and S. Sutarwala, FlexWare: A Flexible FirmWare Development Environment, Code Generation for Embedded Processors, 1995.

N. Ramsey and D. Hanson, A Retargetable Debugger, ACM SIGPLAN Conference on Programming Language Design and Implementation, pp.22-31, 1992.
DOI : 10.1145/143095.143112

R. Rauscher and M. Koegst, A System for Microcode Reduction, Proc of the IFIP Int. Workshop on Logic and Architecture Synthesis, pp.379-386, 1996.

K. Rimey and P. Hilfinger, A Compiler for Application-Specific Signal Processors, VLSI Signal Processing III, pp.341-351, 1988.

S. Microelectronics, D950-CORE Specification, 1995.

S. Microelectronics, STi1100 Video CODEC Specification, 1993.

S. Microelectronics, STi3400 MPEG/H.261 Video Decoder Specification, 1996.

S. Microelectronics, STi4600 6 channel Ddolby AC-3 MPEG 1/2 Audio Decoder Advance Data, 1997.

S. Microelectronics, ST9 Family 8.16 bit MCU: Databook, 1991.

R. Stallman, Using and porting GNU CC " , Free Software Foundation, 1994.

M. Strik, Efficient code generation for in-house DSP-cores, Proceedings the European Design and Test Conference. ED&TC 1995, pp.244-249, 1995.
DOI : 10.1109/EDTC.1995.470388

A. Sudarsanam and S. Malik, Memory bank and register allocation in software synthesis for ASIPs, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), pp.388-392, 1995.
DOI : 10.1109/ICCAD.1995.480145

S. Sutarwala and P. Paulin, Flexible modeling environment for embedded systems design, Third International Workshop on Hardware/Software Codesign, pp.124-130, 1994.
DOI : 10.1109/HSC.1994.336715

T. Instruments, Digital Signal Processing Solutions

H. Tomiyama and H. Yasuura, Optimal code placement of embedded software for instruction caches, Proceedings ED&TC European Design and Test Conference, pp.96-101, 1996.
DOI : 10.1109/EDTC.1996.494132

C. A. Valderrama, A. Changuel, P. V. Raghaven, M. Abid, T. B. Ismail et al., A Unified Model for Cosimulation and Cosynthesis of Mixed Hardware/Software Systems, Proc. of the European Design &Test Conference, pp.180-184, 1995.
URL : https://hal.archives-ouvertes.fr/hal-01467291

C. A. Valderrama, F. Naçabal, P. Paulin, and A. Jerraya, Automatic generation of interfaces for distributed C-VHDL cosimulation of embedded systems: an industrial experience, Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype, pp.72-77, 1996.
DOI : 10.1109/IWRSP.1996.506730
URL : https://hal.archives-ouvertes.fr/hal-00008130

P. Vanoostende, Retargetable Code Generation : Key Issues for Successful Introduction, Code Generation for Embedded Processors, 1995.
DOI : 10.1007/978-1-4615-2323-9_2

J. Vanpraet, G. Goossens, D. Lanneer, and H. Deman, Instruction Set Definition and Instruction Selection for ASIPs, Proc. of the International Symposium on High-Level Synthesis, pp.11-16, 1994.

S. Vercauteren, B. Lin, and H. Deman, Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications, Proc. of the Design Automation Conference, pp.521-526, 1996.
DOI : 10.1145/240518.240617
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.55.4984

B. Wess, On the Optimzal Code Generation for Signal Flow Graph Computation, Proc. of the International Symposium on Circuits and Systems, pp.444-447, 1990.

B. Wess, Code Generation Based on Trellis Diagrams, Code Generation for Embedded Processors, 1995.
DOI : 10.1007/978-1-4615-2323-9_11

T. Wilson, G. Grewal, S. Henshall, and D. Banerji, An ILP-Based Approach to Code Generation, Code Generation for Embedded Processors, 1995.
DOI : 10.1007/978-1-4615-2323-9_6

R. Woudsma, EPICS, a Flexible Approach to Embedded DSP Cores, Proc. of the International Conference on Signal Processing and Applications and Technology, 1994.

V. Zivojnovic, DSPstone: A DSP-Oriented Benchmarking Methodology, Proc. of the International Conference on Signal Processing and Technology, 1994.

V. Zivojnovic, J. Velarde, and C. Schlager, DSPStone: A DSP-Oriented Benchmarking Methodology, Internal Report, 1994.

V. Zivojnovic and H. Meyr, Compiled HW/SW co-simulation, 33rd Design Automation Conference Proceedings, 1996, pp.690-695, 1996.
DOI : 10.1109/DAC.1996.545662

F. The and . Key, labelled Copy on many Sun workstations) or Meta-w copies the selection in the widget to the clipboard , if there is a selection. [21] The F20 key (labelled Cut on many Sun workstations) or Control-w copies the selection in the widget to the clipboard and deletes the selection. If there is no selection in the widget then these keys have no effect