, Operational Secure Microcomputers, Conference on Fault-Tolerant Systems and Diagnosis, pp.1-9, 1978.
, Design of Self-Checking Digital Networks Using Coding Techniques, 1971.
, On the Dependability Evaluation of High Safety Systems, International Symposium on Fault-Tolerant Computing, pp.318-323, 1985.
, Testing of Interconnections to Static RAMs, Design & Test, pp.63-71, 1991.
, A Note on Error Detection Codes for Asymetric Binary Channels, Inform. Contr, vol.4, pp.68-73, 1961.
, Diagnosis and Reliable Design of Digital Systems, Computer Science Pres Inc, 1976.
, A Neutral Netlist of 10 Combinational Benchmark Circuits and a Target Translator in Fortran, International Test Conference, pp.785-794, 1985.
, Design of Dynamically Checked Computers, IFIP Congress Proc. 68, 1968.
, ÒConfiguration of a Boundary Scan Chain for Optimal Testing of Clusters of non Boundary Scan DevicesÓ, International Conference on Computer Aided Design, pp.13-16, 1992.
, Diagnosis for Wiring Networks, International Test Conference, pp.565-571, 1990.
, On Balancing Safety and Reliability of Hybrid
, Failure Mechanisms, Fault Hypotheses and Analytical Testing of LSI-NMOS (HMOS) Circuits, VLSI Conference, 1981.
, Conception de Circuits?LargeCircuits?Circuits?Large ?chelle d'Int?gration Totalement Autotestables, 1978.
, Features of a Scan and Clock Resource Chip for Providing Access to Board-Level Test Functions, Journal of Electronic Testing: Theory and Applications, vol.2, issue.1, pp.107-115, 1991.
, A Design Approach for Electronic Engine Controller Self- Checking Microprocessor, EUROMICRO Symposium, 1981.
, An optimal test sequence for the JTAG/IEEE P1149.1 test access port controller, Proceedings. 'Meeting the Tests of Time'., International Test Conference, pp.55-62, 1989.
DOI : 10.1109/TEST.1989.82277
, A Logic Design Structure for LSI Testability, Journal of Design Automation and Fault-Tolerant Computing, vol.2, issue.2, pp.165-178, 1978.
, An Implicitly Testable Boundary Scan TAP Controller, Journal of Electronic Testing: Theory and Applications, vol.3, pp.159-169, 1992.
, Automatic generation of a single-chip solution for board-level BIST of boundary scan boards, [1992] Proceedings The European Conference on Design Automation, pp.154-158, 1992.
DOI : 10.1109/EDAC.1992.205913
, Fault Detection in Digital CircuitsFail-Safe Logic Elements Having Upper and Lower Thresholds and Their Application to Safety Control, International Symposium on Fault-Tolerant Computing, 1971.
, A Unified Approach to Concurrent Error Detection in Highly Structured Logic Arrays, International Symposium on Fault-Tolerant Computing, 1984.
, A Totally Self-Checking Error Indicator, IEEE Transactions on Computers, vol.8, 1985.
, On the Method of Checking Logical Operations, Inform. Sci. Sys, pp.89-95, 1968.
, Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their Testability, IEEE Transactions on Computers, vol.29, issue.6, p.29, 1980.
DOI : 10.1109/TC.1980.1675614
, Boundary Scan with Cellular-Based Built-In Self- Test, International Test Conference, pp.138-145, 1988.
, Electronic Chip-in-Place Test, International Test Conference, pp.83-90, 1982.
, Design Approach for a VLSI Self-Checking MIL-STD-1750 Microprocessor, International Symposium on Fault Tolerant- Computing, 1984.
, Testing Conventional Logic and Memory Clusters using Boundary Scan Devices as Virtual ATE Channels, International Test Conference, pp.166-173, 1989.
, BIST of PCB Interconnects Using Boundary-Scan Architecture, Transactions on Computer- Aided Design, vol.10, issue.11, pp.1278-1288, 1992.
, Testing of Glue Logic Interconnects using Boundary Scan Architecture, International Test Conference, pp.700-711, 1989.
, CAD Tools for Automatic Generation of Self-Checking Datapaths, ARCHIMEDES Workshop on Test Synthesis, 1994.
, Testing and Diagnosis of Interconnects using Boundary Scan Architecture, International Test Conference, pp.254-265, 1988.
, Synthesis for Testability -The ARCHIMEDES Approach, International Test Synthesis Workshop, 1994.
, A New Framework for Analyzing Test Generation and Diagnosis Algorithms for Wiring Interconnects, International Test Conference, pp.63-70, 1989.
, Achieving Board-Level BIST Using the Boundary-Scan Master, International Test Conference, pp.649-658, 1991.
, Testing the Integrity of the Boundary Scan Test Infrastructure, International Test Conference, pp.106-112, 1991.
, Boundary scan test, test methodology, and fault modeling, Journal of Electronic Testing, vol.57, issue.6, pp.77-88, 1991.
DOI : 10.1007/BF00134944
, Testing for Faults in Wiring Networks, IEEE Transactions on Computers, vol.23, issue.4, pp.358-363, 1974.
, Towards Self-Checking Mixed- Signal Integrated Circuits, European Solid-State CIRCuit Conference, pp.202-205, 1993.
URL : https://hal.archives-ouvertes.fr/hal-00007943
, Designing self-exercising analogue checkers, Proceedings of IEEE VLSI Test Symposium, pp.252-257, 1994.
DOI : 10.1109/VTEST.1994.292304
URL : https://hal.archives-ouvertes.fr/hal-00007948
, Built-In Logic Block Observer, International Test Conference, pp.37-41, 1979.
, Checking signatures on boundary scan boards, Proceedings ETC 93 Third European Test Conference, pp.339-348, 1993.
DOI : 10.1109/ETC.1993.246573
URL : https://hal.archives-ouvertes.fr/hal-00013990
, LOCST: A Built-In Self-Test Technique, IEEE Design and Test, pp.45-52, 1984.
, Functional Test and Diagnosis: A Proposed JTAG SampleStatic CMOS Self-Checking Circuits, International Symposium on Fault-Tolerant Computing, pp.104-111, 1992.
, A Universal Test and Maintenance Controller for Modules and Boards, Transactions on Industrial Electronics, vol.36, issue.2, pp.231-240, 1989.
, Maximal Diagnosis for Wiring Networks, International Test Conference, pp.96-105, 1991.
, ÒSelf-Checking Analogue and Mixed-Signal Fully Differential CircuitsÓ, 1994.
, ÒA Pragmatic Test and Diagnosis Methodology for Partially Testable MCMsÓ, MultiChip Module Conference, pp.108-113, 1994.
, On the Design of Self-Checking Boundary Scannable Boards, International Test Conference, pp.372-381, 1992.
, Reliable Fail-Safe Systems, Asian Test Symposium, pp.32-37, 1993.
, The Design of PLAs with Concurrent Error Detection, International Symposium on Fault-Tolerant Computing, pp.303-310, 1982.
, Model-Based Reasoning for Electron-Beam Debugging of VLSI Circuits, Journal of Electronic Testing: Theory and Applications, vol.2, issue.4, pp.385-394, 1991.
, The Test Access Port and Boundary Scan Architecture, 1990.
, The Test Access Port and Boundary Scan Architecture: An Introduction to ANSI/IEEE Std. 1149.1 and its applications", Forum on Boundary Scan for Digital and Mixed-Signal Boards, 1994.
, High-level synthesis for testability, 38th Midwest Symposium on Circuits and Systems. Proceedings, 1994.
DOI : 10.1109/MWSCAS.1995.510190
, Efficient UBIST for RAMs, VLSI Test Symposium, pp.158-166, 1994.
, Strongly code disjoint checkers, International Symposium on Fault-Tolerant Computing, pp.16-21, 1984.
DOI : 10.1109/12.2217
URL : https://hal.archives-ouvertes.fr/hal-00013474
, Pseudorandom testing for boundary-scan design with built-in self-test, IEEE Design & Test of Computers, vol.8, issue.3, pp.58-65, 1991.
DOI : 10.1109/54.84245
, A Generalized Theory of Fail-Safe Systems, International Symposium on Fault-Tolerant Computing, pp.398-406, 1989.
URL : https://hal.archives-ouvertes.fr/hal-00014059
, A scan-based BIST technique using pair-wise compare of identical components, [1991] Proceedings. Fourth CSI/IEEE International Symposium on VLSI Design, pp.225-230, 1991.
DOI : 10.1109/ISVD.1991.185121
, Error-Correcting Codes", deuxi?me ?dition, 1972.
, Interconnect Testing of Boards with Partial Boundary Scan, International Test Conference, pp.572-581, 1990.
, Implementation Techniques for Self-Verification, International Test Conference, pp.267-278, 1980.
, Some Experiments on the Overhead for Concurrent Checking, Workshop on New Directions for Integrated Circuits Testing, 1988.
, The Theory and Practice of Reliable System Design, 1982.
, Error Detecting Logic for Digital Computers, 1968.
, Strongly Fault Secure Logic Networks, IEEE Transactions on Computers, vol.27, issue.6, p.27, 1978.
DOI : 10.1109/TC.1978.1675139
, A Design-for-Test Technique for Switched-Capacitor Filters, VLSI Test Symposium, pp.42-47, 1994.
, IEEE P1149.4 Mixed-Signal Test Bus Standard", Forum on Boundary Scan for Digital and Mixed-Signal Boards, CERN -G?n?ve, 1994.
, Board test DFT model for computer products, Proceedings International Test Conference 1992, pp.367-371, 1992.
DOI : 10.1109/TEST.1992.527845
, A Self-Checking PLA Automation Generator Tool Based on Unordered Codes Enconding, European Conference on Design Automation, pp.510-515, 1991.
, UBIST version of the SYCO's control section compiler, Proceedings 1988 IEEE International Conference on Computer Design: VLSI, pp.392-396, 1988.
DOI : 10.1109/ICCD.1988.25730
, Implementing Boundary-Scan and Pseudo-Random Built-In Self-Test in a 0.7 Micron CMOS Asynchronous Transfer Mode Switch, European Test Conference, p.513, 1991.
, BIST & Boundary Scan for Board Level Test: Test Program Pseudocode, European Test Conference, pp.106-111, 1989.
, Hybrid Global Test Strategy, High Performance Systems, pp.68-74, 1989.
, Tradeoff Decisions Made for a P1149.1 Controller Design, International Test Conference, pp.47-54, 1989.
, Fault Modelling and Logic Simulation of CMOS and MOS Integrated Circuits, The Bell System Technical Journal, 1978.
, Interconnect Testing with Boundary Scan, International Test Conference, pp.52-57, 1987.
, Comparison of Aliasing Errors for Primitive and Non-Primitive Polynomials, International Test Conference, pp.282-288, 1986.
, Design for Testability -A Survey, Transactions on Computers, pp.31-33, 1982.
, A Unified Theory for Designing Optimal Test Generation and Diagnosis Algorithms for Board Interconnects, International Test Conference, pp.71-77, 1989.
, The Boundary Scan Master: Target Applications and Functional Requirements, International Test Conference, pp.311-315, 1990.