U. Nouveau-composant-latéral-de-puissance-le-transistor and L. , 44 II.3.1.1 Fonctionnement et performances à l'état bloqué, p.46

F. Le-transistor, 62 III.3.1 Contexte de l'étude 62 III.3.2 Transistor FLIMOS latéral à un seul îlot flottant, p.62

F. Le-transistor and .. , 64 III.4.1 Le transistor FLIMOS haute tension, p.64

.. Perspectives-de-recherche, IV.2.2.2 Tenues en tension " moyennes, 86 IV.2.1 Les systèmes de puissance du, p.88

M. J. Declercq and J. D. Plummer, Avalanche breakdown in high-voltage D-MOS devices, IEEE Transactions on Electron Devices, vol.23, issue.1, pp.1-6, 1976.
DOI : 10.1109/T-ED.1976.18337

H. J. Sigg, G. D. Vendelin, T. P. Cauge, and J. Kocsis, D-MOS transistor for microwave applications, IEEE Transactions on Electron Devices, vol.19, issue.1, pp.45-53, 1972.
DOI : 10.1109/T-ED.1972.17370

H. W. Becke, Approaches to isolation in high voltage integrated circuits, 1985 International Electron Devices Meeting, pp.724-727, 1985.
DOI : 10.1109/IEDM.1985.191078

P. Givelin, Bibliothèque compatible CMOS/DMOS de fonctions de commande et de protection pour les applications automobiles de puissance intelligente, Thèse de Doctorat de l'INSA de Toulouse, 1994.

N. Cézac, Transistor MOS de puissance à faible résistance à l'état passant, Thèse de Doctorat de l, 2001.

P. Rossel, H. Martinot, and M. Zamorano, Propriétés statiques des transistors MOS de puissance à canal vertical. Cas du régime de pincement, Revue de Physique Appliquée, pp.23-28, 1978.

J. Sanchez, H. Tranduc, T. Phan-pham, M. Gharbi, P. Rossel et al., Influence des zones d'acc??s sur la r??sistance ?? l'??tat passant des transistors moyennes tensions VDMOS de puissance, Revue de Physique Appliqu??e, vol.20, issue.11, pp.759-770, 1985.
DOI : 10.1051/rphysap:019850020011075900

C. Hu, M. Chi, and V. Patel, Optimum design of power MOSFET's, IEEE Transaction on Electron Devices, vol.31, pp.1693-1700, 1984.

T. P. Pham, Le compromis entre la résistance à l'état passant et la tenue en tension dans les transistors MOS de puissance, Thèse de 3 ème Cycle, 1982.

J. Fernandez, S. Hidalgo, J. Paredes, F. Berta, J. Rebollo et al., An ON-resistance closed form for VDMOS devices, IEEE Electron Device Letters, vol.10, issue.5, pp.212-215, 1989.
DOI : 10.1109/55.31724

S. Kim, I. Kim, M. Han, and Y. Choi, An accurate on-resistance model for low voltage VDMOS devices, Solid-State Electronics, vol.38, issue.2, pp.2-345, 1995.
DOI : 10.1016/0038-1101(94)00122-V

B. J. Baliga, Modern Power Devices, 1987.

F. Morancho, Le transistor MOS de puissance à tranchées : modélisation et limites des performances, Thèse de Doctorat de l, 1996.

M. Gharbi, La tenue en tension et le calibre en courant du transistor MOS vertical dans la gamme de tension (300 V à 1000 V), Thèse de 3 ème Cycle, 1985.

V. Boisson, Etude de la géométrie optimale des périphéries des jonctions planar, Thèse n° ECL 85-05, 1985.

S. C. Sun, Physics and technology of power MOSFET's " , Thesis Ph, 1982.

W. Bueno-de-moraes, Contribucao a optimisacao da estrutura de transistorrs MOS de estrutura nao coplanar, Thèse de doctorat d'Etat, 1982.

B. Beydoun, Simulation et conception des transistors MOS de puissance, Thèse de Doctorat de l, 1994.

S. K. Ghandi, Semiconductor power devices, J. Willey & Spns, 1977.

D. Ueda, H. Takagi, and G. Kano, A new vertical power MOSFET structure with extremely reduced on-resistance, IEEE Transactions on Electron Devices, vol.32, issue.1, pp.1-2, 1984.
DOI : 10.1109/T-ED.1985.21900

D. Ueda, H. Takagi, and G. Kano, A new vertical double diffused MOSFET—The self-aligned terraced-gate MOSFET, IEEE Transactions on Electron Devices, vol.31, issue.4, pp.416-420, 1984.
DOI : 10.1109/T-ED.1984.21543

G. Tardivo, Le transistor D.MOS vertical en amplification haute-fréquence de puissance, Thèse de 3 ème Cycle, 1987.

T. Efland, C. Tsai, and S. Pendharkar, Lateral thinking about power devices (LDMOS), International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217), pp.679-682, 1998.
DOI : 10.1109/IEDM.1998.746447

J. Sanchez, Propriétés à l'état passant des transistors DMOS de puissance coplanaires et verticaux, 1984.

M. D. Pocha, High voltage diffused MOS transistors, 1978.

P. Kouakou, Etude physique des non-linéarités dans les transistors MOS de puissance radiofréquences, Thèse de Doctorat de l, 1999.

D. Moncoqut, Propriétés physiques et modélisation du transistor de puissance LDMOS, Thèse de Doctorat de l, 1997.

A. S. Grove, Physique et technologie des dispositifs à semi-conducteurs, 1970.

M. Zitouni, Une nouvelle structure d'interrupteurs pour circuits intégrés de puissance : le concept du transistor LUDMOS, Thèse de Doctorat de l, 1999.

O. K. Know, T. Efland, W. T. Ng, S. Malhi, R. Todd et al., Optimized 60 V lateral DMOS devices for VLSI power applications, Symposium on VLSI technology, 1991.

D. Lin, S. L. Tu, Y. See, and P. Tam, A novel LDMOS structure with a step gate oxide, Proceedings IEDM'95, pp.963-966, 1995.

C. Hu, A parametric study of power MOSFETs, 1979 IEEE Power Electronics Specialists Conference, 1979.
DOI : 10.1109/PESC.1979.7081051

R. P. Zingg, New benchmark for RESURF, SOI and super-junction power devices, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216), pp.343-346, 2001.
DOI : 10.1109/ISPSD.2001.934625

T. Fujihira, Theory of Semiconductor Superjunction Devices, Japanese Journal of Applied Physics, vol.36, issue.Part 1, No. 10, pp.6254-6262, 1997.
DOI : 10.1143/JJAP.36.6254

M. Zitouni, F. Morancho, P. Rossel, J. Buxo, and I. Pagès, A new lateral power MOSFET for Smart Power IC's : the trench LDMOSFET (or LUDMOSFET), th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES'98), pp.411-414, 1998.

N. Cézac, P. Rossel, F. Morancho, H. Tranduc, A. Peyre-lavigne et al., The FLIMOS transistor: a new vertical power device generation, th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES'99), Cracovie (Pologne), pp.295-298, 1999.

T. Fujihira and Y. Miyasaka, Simulated superior performances of semiconductor superjunction devices, Proceedings of the 10th International Symposium on Power Semiconductor Devices and ICs. ISPSD'98 (IEEE Cat. No.98CH36212), pp.423-426, 1998.
DOI : 10.1109/ISPSD.1998.702736

A. G. Strollo and E. Napoli, Analytical modeling of breakdown voltage of superjunction power devices, Proceedings ISPS'2000, pp.113-120, 2000.

S. M. Sze and G. Gibbons, JUNCTIONS IN Ge, Si, GaAs, AND GaP, Applied Physics Letters, vol.8, issue.5, p.111, 1966.
DOI : 10.1063/1.1754511

Y. Kawaguchi, K. Nakamura, and A. Nakagawa, Predicted electrical characteristics of 4500V Super Multi-Resurf MOSFETs, Proceedings ISPSD'99, pp.95-98, 1999.

L. Lorenz, G. Deboy, A. Knapp, and M. März, COOLMOS? ? a new milestone in high voltage power MOSFET, Proceedings ISPSD'99, pp.3-10, 1999.

R. Ng, F. Udrea, K. Ueno, G. A. Amaratunga, and M. Nishiura, Lateral unbalanced super junction (USJ)/3D-RESURF for high breakdown voltage on SOI, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216), pp.395-398, 2001.
DOI : 10.1109/ISPSD.2001.934637

T. Minato, T. Nitta, A. Uenisi, M. Yano, M. Harada et al., Which is cooler, Trench or Multi-Epitaxy ?, Proceedings ISPSD'2000, pp.73-76, 2000.

S. Yamauchi, Y. Urakami, N. Suzuki, N. Tsuji, and H. Yamaguchi, Fabrication of high aspect ratio doping region by using trench filling of epitaxial Si growth, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216), pp.363-366, 2001.
DOI : 10.1109/ISPSD.2001.934630

J. Kassakian and D. Perreault, The future of electronics in automobiles, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216), pp.15-19, 2001.
DOI : 10.1109/ISPSD.2001.934550

K. Shenai, R. S. Scott, and B. J. Baliga, Optimum semiconductors for high-power electronics, IEEE Transactions on Electron Devices, vol.36, issue.9, pp.1811-1823, 1989.
DOI : 10.1109/16.34247

M. Bhatnagar and B. J. Baliga, Comparison of 6H-SiC, 3C-SiC, and Si for power devices, Proceedings ISPSD'94, pp.645-655, 1993.
DOI : 10.1109/16.199372

M. Zitouni, Une nouvelle structure d'interrupteurs pour circuits intégres de puissance : le concept du transistor LUDMOS, Thèse de doctorat, 1999.

W. Fulop, Calculation of avalanche breakdown of silicon PN junction, Solid-State Electronics, vol.10, pp.1-39, 1967.

S. C. Sun, S. M. Sze-]-b, and . Baliga, Physics and technnology of power MOSFETs Physics of semi-conductor devices Modern power devices, 1981.

M. Gharbi, V. A. Temple, W. Tantraporn, D. Dragomirescu, G. Charitat et al., Conception des terminaisons de jonctions pour des dispositifs très haute tension ? Aspects statiques et dynamiques Junction Termination Extension for Near-Ideal Breakdown Voltage in p-n junctions Novel concepts for high voltage junction termination techniques using very deep trenches Design of ion implanted MOSFET's with very small physical dimensions Etude et réalisation de structures avancées d'isolement par tranchées peu profondes pour technologies CMOS 0,25 µm Characteristics of CMOS device isolation for the ULSI age Trench isolation for 0.45 µm active pitch and below Comparative evaluation of gap-fill dielectrics in shallow trench isolation for sub-0.25 µm technologies A highly manufacturable trench isolation process for deep submicronic DRAM's Extigate: The ultimate process architecture for sub-0,25 µm CMOS technologies Trench isolation technology with 1 µm depth n-and p-wells for a full CMOS SRAM cell with a 0, La tenue en tension et le calibre en courant du transistor MOS vertical dans la gamme des moyennes tensions (300 V à 1000 V) Thèse de 3 ème Cycle Thèse de Doctorat 22 nd International Semiconductor Conference (CAS'99), Sinaia (Roumanie) Thèse de Doctorat Proceedings IEDM' 94 Proceedings IEDM'95 Proceedings IEDM'96 Proceedings IEDM'93 Proceedings ESSDERC'96 Symposium on VLSI Ttechnology 94 Symposium on VLSI technology, pp.67-70, 1985.

T. Efland, C. Y. Tsai, J. Erdeljac, J. Mitros, and L. Hutter, A performance comparison between new reduced surface drain "RSD" LDMOS and RESURF and conventional planar power devices rated at 20 V, Proceedings of 9th International Symposium on Power Semiconductor Devices and IC's, pp.185-188, 1997.
DOI : 10.1109/ISPSD.1997.601466

S. Merchant, R. Baird, P. Hui, R. Thoma, and J. Victory, High performance 20-30V LDMOS transistors in a 0.65 µmbased BiCMOS compatible process, Proceedings BCTM'97, pp.202-205, 1997.

V. Parthasarathy, R. Zhu, W. Peterson, M. Zunino, and R. Baird, A 33 V, 0.25 m?.cm 2 n-channel LDMOS in a 0.65 µm Smart Power technology for 20-30 V applications, Proceedings ISPSD'98, pp.61-64, 1998.

C. Y. Tsai, T. Efland, S. Pendharkar, J. Mitros, A. Tessmer et al., 16-60 V rated LDMOS show advanced performance in a 0.72 µm evolution BiCMOS power technology, Proceedings IEDM'97, pp.367-370, 1997.

N. Fujishima and C. A. Salama, A trench lateral power MOSFET using self-aligned trench bottom contact holes, International Electron Devices Meeting. IEDM Technical Digest, pp.359-362, 1997.
DOI : 10.1109/IEDM.1997.650399

D. Lin, S. L. Tu, Y. See, and P. Tam, A novel LDMOS structure with a step gate oxide, Proceedings IEDM'95, pp.963-966, 1995.

A. Nakagawa and Y. Kawaguchi, Improved 20 V lateral trench gate power MOSFETs with very low On-resistance of 7.8 m?.mm 2, Proceedings ISPSD'2000, pp.47-50, 2000.

E. De-fresart, R. De-souza, J. Morrison, P. Parris, J. Heddleson et al., Integration of multi-voltage analog and power devices in a 0.25µm CMOS + Flash memory process, Proceedings ISPSD'02, pp.305-308, 2000.

R. Zhu, V. Parthasarathy, V. Khemka, and A. Bose, A 0.25-micron Smart Power Technology optimized for wireless and consumer applications, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings., pp.178-181, 2003.
DOI : 10.1109/ISPSD.2003.1225258
URL : https://hal.archives-ouvertes.fr/in2p3-00011479

S. Xu, Y. Zhu, P. Foo, Y. C. Liang, and J. K. Sin, Folded gate LDMOS with low On-resistance and high transconductance, Proceedings ISPSD'2000, pp.55-58, 2000.

A. Sugi, M. Sawada, S. Kajiwara, N. Fujishima, and C. A. Salama, A 30V class extremely low On-resistance meshed trench lateral power MOSFET, Proceedings ISPSD'02, pp.297-300, 2002.

T. Fujihirac1, ]. D. Dragomirescu, G. Charitat, F. Morancho, and P. , Theory of Semiconductor Superjunction Devices, 22 nd International Semiconductor Conference (CAS'99), Sinaia (Roumanie), pp.6254-6262, 1997.
DOI : 10.1143/JJAP.36.6254

M. Zitouni, F. Morancho, H. Tranduc, P. Rossel, J. Buxo et al., A new lateral DMOSFET structure with extremely reduced On-resistance and enhanced breakdown voltage, th European Conference on Power Electronics and Applications (EPE'99), Lausanne (Suisse), 1999.

M. Zitouni, F. Morancho, H. Tranduc, P. Rossel, J. Buxo et al., A new lateral power MOSFET for smart power IC's: the "LUDMOS concept, Microelectronics Journal, vol.30, pp.6-551, 1999.

M. Zitouni, F. Morancho, H. Tranduc, P. Rossel, J. Buxo et al., A new concept for the lateral DMOS transistor for smart power IC's, 11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312), pp.73-76, 1999.
DOI : 10.1109/ISPSD.1999.764055

M. Zitouni, F. Morancho, H. Tranduc, P. Rossel, and I. Pagès, Une nouvelle structure d'interrupteurs pour circuits intégrés de puissance : le concept du transistor LUDMOS, Electronique de Puissance du Futur (EPF'98), pp.53-56, 1998.

M. Zitouni, F. Morancho, H. Tranduc, P. Rossel, J. Buxo et al., A new device for smart power integrated circuits - the trench lateral DMOSFET, 1998 International Semiconductor Conference. CAS'98 Proceedings (Cat. No.98TH8351), pp.137-140, 1998.
DOI : 10.1109/SMICND.1998.732307

M. Zitouni, F. Morancho, H. Tranduc, P. Rossel, J. Buxo et al., The LUDMOS: an advanced power device for Smart Power integrated circuits, Prague (République Tchèque), pp.91-94, 1998.

M. Zitouni, F. Morancho, H. Tranduc, P. Rossel, J. Buxo et al., Advanced power devices for Smart Power integrated circuits: the trench lateral DMOSFET's, XIII SB Micro, International Conference on Microelectronics and Packaging (ICMP'98), Curitiba (Brésil), pp.403-409, 1998.

P. Rossel, F. Morancho, I. Pagès, J. Buxo, and V. Macary, Lateral semiconductor device and method for forming a lateral semiconductor device, Brevet Motorola, 1997.

D. Moncoqut, D. Farenc, P. Rossel, H. Tranduc, G. Charitat et al., Design of power LDMOS transistors integrated in SmartMOS? circuits, th European Conference on Power Electronics (EPE'97 Trondheim (Norvège), pp.3015-3020, 1997.

N. Cézac, Transistor MOS de puissance à faible résistance à l'état passant, Thèse de Doctorat de l, 2001.

S. Selberherr, Analysis and simulation of semiconductor devices, 1984.
DOI : 10.1007/978-3-7091-8752-4

M. Gharbi, La tenue en tension et le calibre en courant du transistor MOS vertical dans la gamme de tension (300 V à 1000 V), Thèse de 3 ème Cycle, 1985.

G. Charitat, Modélisation et réalisation de composants planar haute-tension, Thèse d'état, 1990.

Y. C. Kao and E. D. Wolley, High-voltage planar p-n junctions, Proceedings of the IEEE, p.8, 1967.

E. Stefanov, G. Charitat, and L. Bailon, Design methodology and simulation tool for floating ring termination technique, Solid-State Electronics, vol.42, issue.12, pp.2251-2257, 1998.
DOI : 10.1016/S0038-1101(98)00222-6

J. Sanchez, Propriétés à l'état passant des transistors DMOS de puissance coplanaires et verticaux, 1984.

T. Fujihira, Theory of Semiconductor Superjunction Devices, Japanese Journal of Applied Physics, vol.36, issue.Part 1, No. 10, pp.6254-6262, 1997.
DOI : 10.1143/JJAP.36.6254

L. Lorenz, G. Deboy, A. Knapp, and M. März, COOLMOS? ? a new milestone in high voltage power MOSFET, Proceedings ISPSD'99, pp.3-10, 1999.

W. Bueno-de-moraes, Contribucao a optimisacao da estrutura de transistors MOS de estrutura nao coplanar, Thèse de Doctorat d'Etat, 1982.

G. Tardivo, Le transistor D.MOS vertical en amplification haute-fréquence de puissance, Thèse de 3 ème cycle, 1987.

F. Kozlowski, J. Krumkey, A. Karl, H. J. Hakim, T. M. Kim et al., Intégration de composants passifs sur silicium High-density low On-resistance MOSFETs employing oxide spacers and self-Align technique for DC/DC converter High density, sub 10mOhm Rdson 100Volt N-channel FETs for automotive applications Shallow angle implantation for extended trench gate power MOSFETs with superjunction structure Effects of shielded-gate structure on onresistance of the SIT with a high-purity channel region Modern Power Devices [25] F. Lanois, F. Morancho Caractéristiques électriques simulées et expérimentales de composants Schottky en tranchées Ultra low On-resistance with P-buried floating layer Nos publications scientifiques sur le sujet Caractéristiques électriques simulées et expérimentales de composants Schottky en tranchées Validation expérimentale du concept des "îlots flottants" : réalisation d'une FLIDiode verticale 95 Volts Experimental validation of the "FLoating Islands" concept : a 95 Volts vertical breakdown voltage FLIDiode Nouvelles génération de transistors FLIMOS verticaux pour les applications automobiles à batteries duales 12V New generation of vertical MOSFETs for future 12 Volts / 42 Volts dual batteries in automotive applications Vertical N-channel FLIMOSFETs for future 12 V / 42 V dual batteries automotive applications A new generation of power lateral and vertical floating islands MOS structures Les composants unipolaires à "ilôts flottants" : de nouvelles limites pour le compromis "résistance à l'état passant / tenue en tension New power FLIMOS structure generations A new generation of power MOSFET based on the concept of the "Floating Islands A new generation of power unipolar devices: the concept of the floating islands MOS transistor (FLIMOST) Advanced concepts in smart power integrated circuits, PowerFETs for automotives applications, INFINEON internal paper Développement et optimisation par simulation de transistors MOS verticaux de puissance adaptés au secteur autombile (42V) Proceedings ISPSD'02 Proceedings ISPSD'2000 Proceedings ISPSD'2000 Proceedings ISPSD'01 Electronique de Puissance du Futur (EPF-SAAEI'04), Toulouse Proceedings ISPSD'02 Electronique de Puissance du Futur (EPF-SAAEI'04) Prague 10 th European Conference on Power Electronics and Applications (EPE'2003) 15 th International Symposium on Power Semiconductor Devices and ICs (ISPSD'2003) Lille th International Seminar on Power Semi-conductors (ISPS'2000) 12 th International Symposium on Power Semiconductor Devices and ICs (ISPSD'2000) International Conference on Microelectronics (MIEL'2000)C13] P. Rossel, N. Cézac, G. Charitat, J-M. Dorkel, F. Morancho, I. Pages, H. Tranduc, M. Zitouni Papier invité à l'International Conference on Microelectronics (MIEL'2000)C14] N. Cézac, P. Rossel, F. Morancho, H. Tranduc, A. Peyre Lavigne, I. Pagès, " A new concept for the vertical power DMOS transistor 14 th International Conference on Microelectronics and Packaging (ICMP'99), Campinas (Brésil), pp.33-36, 1987.

N. Cézac, P. Rossel, F. Morancho, H. Tranduc, A. Peyre-lavigne et al., The FLIMOS transistor: a new vertical power device generation, 6th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES'99), Cracovie (Pologne), pp.295-298, 1999.

A. Nakagawa and Y. Kawaguchi, Improved 20 V lateral trench gate power MOSFETs with very low On-resistance of 7.8 m?.mm 2, Proceedings ISPSD'2000, pp.47-50, 2000.

W. Baumert, D. Cowden, and . Blomberg, Integration of multi-voltage analog and power devices in a 0.25µm CMOS + Flash memory process, Proceedings ISPSD'02, pp.305-308, 2000.

A. Sugi, M. Sawada, S. Kajiwara, N. Fujishima, and C. A. Salama, A 30V class extremely low On-resistance meshed trench lateral power MOSFET, Proceedings ISPSD'02, pp.297-300, 2002.

X. B. Chen, X. Wang, and J. O. Sin, A novel high-voltage sustaining structure with buried oppositely doped regions, IEEE Transactions on Electron Devices, vol.47, pp.6-1280, 2000.

W. Saitoh, I. Omura, K. Tokano, T. Ogura, and H. Ohash, Ultra low on-resistance SBD with p-buried floating layer, Proceedings of the 14th International Symposium on Power Semiconductor Devices and Ics, pp.33-36, 2002.
DOI : 10.1109/ISPSD.2002.1016164

S. Alves, F. Morancho, J. Reynes, and B. Lopes, Vertical N-channel FLIMOSFETs for future 12 V/42 V dual batteries automotive applications, ISPSD '03. 2003 IEEE 15th International Symposium on Power Semiconductor Devices and ICs, 2003. Proceedings., pp.308-311
DOI : 10.1109/ISPSD.2003.1225289

T. Fujihira11, ]. L. Lorenz, G. Deboy, A. Knapp, M. März12 et al., Theory of semiconductor superjunctions devices Predicted electrical characteristics of 4500V Super Multi-Resurf MOSFETs Which is cooler, Trench or Multi-Epitaxy ? Etude et optimisation d'une filière technologiques flexible adaptée au mode d'intégration fonctionnelle Tunable Oxide-Bypassed VDMOS (OBVDMOS) : breaking the Silicon Limit for the second generation, Proceedings ISPSD'99 Proceedings ISPSD'99 Proceedings ISPSD'2000 Thèse de Doctorat de l Lateral unbalanced Super Junction (USJ) / 3D RESURF for high breakdown voltage on SOI Proceedings ISPSD'01 Proceedings ISPSD'03 Proceedings ISPSD'02 Manufacturing of high aspect-ratio p-n junctions unsing Vapor Phase Doping for application in multi-Resurf devices Proceedings ISPSD'02, pp.6254-6262, 1997.

M. Darwish, M. Shanbhag, and P. Chow, Next-generation Semiconductors for DC-to-DC converters Cryogenic operation of 4H-SiC Schottky rectifiers, Proceedings BCTM'03 Proceedings ISPSD'02, pp.15-21