A. , M. S. Abadir, and M. A. Breuer, A K n o wledge-Based System for Designing Testable VLSI chips, IEEE Design&Test, vol.2, issue.4, pp.56-68, 1985.

A. , J. S. Aude, and H. J. Kahn, A design rule database system to support technology-adaptable applications, 23rd Design Automation Conference, pp.510-516, 1986.

J. L. Baer, Computer Systems Architecture, 1980.

M. J. Bending, Hitest: A k n o wledge-based test generation system, IEEE Design&Test, pp.83-92, 1984.

B. , S. J. Bevan, and H. J. Kahn, Objectively Parsing EDIF, Proceedings of the Third E u r open EDIF Forum, pp.53-62, 1989.

M. Brown and Z. Moosa, A Heuristic Model of Design Cells, Internal Report, 1993.

C. G. Bell, A. Newell, B. G. Buchanan, and E. H. Shortliie, Computer Structures: Readings and Examples Rule-Based E x p ert Systems, 1971.

]. W. Cla85 and . Clancey, Heuristic classiication, Artiicial Intelligence, vol.27, issue.2, pp.289-350, 1985.

C. , E. Charniak, and D. Mcdermott, Introduction to Artiicial Intelligence, 1985.

M. Carlsson and J. Widen, Sicstus Prolog User's Manual Version 0.6. S w edish Institute of Computer Science, 1988.

]. R. Dav84 and . Davis, Diagnostic reasoning based on structure and behaviour, Artiicial Intelligence, vol.24, issue.1-3, pp.347-410, 1984.

]. E. Dav90 and . Davis, Representations of Commonsense Knowledge, 1990.

D. Ercegovac and T. Lang, Manchester Simulation Engine (MANSE), Timewheel Board Digital Systems and Hardware/Firmware A lgorithms, 1985.

F. , R. Fikes, and T. Kehler, The role of frame-based representation in reasoning, Communications of the ACM, vol.28, issue.9, pp.904-920, 1985.

F. , N. P. Filer, and R. A. Marshall, The design of a methodology for the intelligent c o n trol of simulation using the Manchester simulation engine, European Simulation Meeting, pp.163-168, 1989.

F. , N. P. Filer, S. Mir, and D. Wray, Description of a prototype knowledgebased tool exploiting design semantics Jessi-CAD-Frame Deliverable D1 Knowledge Based Control For VLSI Layout, Proceedings of the IEEE International Workshop on AI-Applications to CAD- Systems for Electronics, pp.119-136, 1987.

K. Hwang and F. A. Briggs, Computer Architecture and Parallel Processing, 1985.

]. D. Hec86, . Heckerman, H. G. Hodges, and . Jackson, Probabilistic interpretations for Mycin's certainty factors Analysis and Design of Digital Integrated Circuits, Uncertainty in Artiicial Intelligence, pp.167-196, 1983.

M. T. Harandi and J. Q. Ning, PAT: a knowledge-based program analysis tool, Proceedings. Conference on Software Maintenance, 1988., pp.312-318, 1988.
DOI : 10.1109/ICSM.1988.10182

H. and F. Hayes-roth, Rule-based systems, Communications of the ACM, vol.28, issue.9, pp.921-932, 1985.
DOI : 10.1145/4284.4286

I. Organization, S. Iso-/-tc184-/-sc4-/, and . Wg, EX- PRESS Language Reference Manual, 1991.

]. P. Jac90, . Jackson, . A. Jk86-]-m, K. Jones, M. A. Baker et al., Introduction to Expert Systems An intelligent knowledge-based system tool for high-level BIST design PIAF: A knowledge-based/algorithmic topdown oorplanning system, IEEE International Test Conference 26th Design Automation Conference, pp.743-746, 1986.

]. H. Kah85 and . Kahn, Environment for expert CAD software, Silicon Design, vol.2, issue.9, pp.17-18, 1985.

H. J. Kahn and N. P. Filer, An Application of Knowledge Based Techniques to VLSI Design, Expert Systems 85 { Proc. of the 5th Technical Conference of the BCS Specialist Group on Expert Systems, pp.307-322, 1985.

K. , H. J. Kahn, and R. A. Marshall, Using EDIF with a hardware simulation engine, European EDIF Forum, pp.2-20, 1987.

W. Kozaczynski and J. Q. Ning, SRE, Proceedings of the 11th international conference on Software engineering , ICSE '89, pp.113-122, 1989.
DOI : 10.1145/74587.74603

D. Kahneman, P. , and A. Tversky, Judgement under Uncertainty: Heuristics and Biases, 1982.

D. Kahneman and A. Tversky, Subjective probability: A judgment of representativeness, Cognitive Psychology, vol.3, issue.3, pp.430-454, 1972.
DOI : 10.1016/0010-0285(72)90016-3

K. Kim, J. G. Trout, and D. S. Ha, Automatic insertion of BIST hardware using VHDL, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988., pp.9-15, 1988.
DOI : 10.1109/DAC.1988.14727

]. R. Lai86 and . Laithwaite, An Expert System to Aid Placement of Gate Arrays, Proc. 3rd Silicon Design Conference, 1986.

]. P. Lal85 and . Lala, Fault Tolerant & Fault Testable Hardware Design, 1985.

C. Mead and L. Conway, Introduction to VLSI Systems, 1980.

]. E. Mcc86 and . Mccluskey, Logic Design Principles, 1986.

]. S. Mir89 and . Mir, The Use of Knowledge Based T echniques for Simulation and Test of VLSI Digital Circuits, 1989.

]. T. Mor90 and . Morgan, Five Y ears of Deep Knowledge, 1990.

]. I. Nix84 and . Nixon, An Idiomatic Floorplanner. U n i v ersity of Edinburgh, Internal Report, 1984.

]. R. Pen89 and . Penrose, The Emperor's New Mind, 1989.

]. R. Rei87 and . Reiter, A theory of diagnosis from rst principles, Artiicial Intelligence, vol.32, issue.1, pp.57-95, 1987.

A. Rubio, N. Itazaki, X. Xu, and K. Kinoshita, An approach to the analysis and test of crosstalk faults in digital VLSI circuits, Proceedings of the European Conference on Design Automation., pp.72-79, 1991.
DOI : 10.1109/EDAC.1991.206363

]. J. Rob65 and . Robinson, A machine-oriented logic based on the resolution principle, Journal of the ACM, vol.12, issue.1, pp.23-41, 1965.

]. G. Sha76 and . Shafer, A Mathematical Theory of Evidence, 1976.

]. E. Sho76 and . Shortliie, Computer-Based M e dical Consultations: Mycin, 1976.

]. N. Sin87 and . Singh, An A rtiicial Intelligence Approach to Test Generation, 1987.

M. Spreitzer-]-l, E. Sterling, and . Shapiro, Comparing structurally diierent views of a VLSI design The Art of Prolog, 27th Design Automation Conference, pp.200-206, 1986.

]. H. Sto90 and . Stone, High-Performance Computer Architecture Principles of CMOS VLSI Design. A Systems Perspective, 1985.

]. W. Woo75 and . Woods, What's in a link: foundations for semantic nets, Representation and Understanding, 1975.

W. , T. W. Williams, and K. P. , Design for testability | A survey, IEEE Transactions on Computers, issue.1, pp.312-327, 1982.

Y. , T. C. Young, and H. J. Kahn, A procedural interface to CAD data Based on EDIF, The European Design Automation Conference, pp.496-500, 1990.

]. L. Zad75 and . Zadeh, { 181 { (4) Cell: nor3 Lib: primitives] (4) Cell: nor2 Lib: primitives] (3) Cell: nor1 Lib: primitives] (3) Cell: nor2 Lib: primitives] (2) Cell: fsm Lib: user] 32 instances 7 instance(s) of celìnor3' 9 instance(s) of celìnor4' 8 instance(s) of celìnor1' 4 instance(s) of celìnor2' 4 instance(s) of celìdt1rqn' (3) Cell: nor3 Lib: primitives] (3) Cell: nor4 Lib: primitives] (3) Cell: nor1 Lib: primitives] (3) Cell: nor2 Lib: primitives] (3) Cell: dt1rqn Lib: user] 6 instances 3 instance(s) of celìnor3' 3 instance(s) of celìnor2, Synthese) Cell: nor3 Lib: primitives] (4) Cell: nor2 Lib: primitives, pp.407-428, 1975.

L. Decodedmill, 61 instances 1 instance(s) of celìxxxfunct6' 1 instance(s) of celìxxxfunct1' 6 instance(s) of celìinvsel4' 1 instance(s) of celìreg' 1 instance(s) of celìxxxfunct7' 1 instance(s) of celìxxxfunct8' 1 instance(s) of celìctnor2' 1 instance(s) of celìxxxfunct9' 1 instance(s) of celìxxxfunct10' 1 instance(s) of celìeq4' 1 instance(s) of celìxxxfunct4' 1 instance(s) of celìxxxfunct2' 1 instance(s) of celìxxxfunct11' 1 instance(s) of celìxxxfunct3' 1 instance(s) of celìxxxfunct5' 28 instance(s) of celìctihm' 9 instance(s) of celìctopa' 2 instance(s) of celìmultmill' 2 instance(s) of celìmillc, p.1

. Knowledge-plan and . Matches, Class Model: nor (0.80) -Class Model: or (0.80) -Class Model: exor (0.80) -Class Model: and (0.80) -Class Model: flip_flop (0.50) -Class Model: adder (0

. Knowledge-plan and . Matches, Class Model: counter (0.70) -Class Model: comparator (0.62) -Class Model: decoder (0.56) -Class Model: adder (0.55) -Class Model: encoder (0.50) -Class Model: delay_latch (0.50) -Class Model: demultiplexer (0, p.8

-. Of and . Complexity--1, Processing Time: (a) Total Processing Time: 273.44 sec (b) Average Processing Time per Cell, pp.16-24

P. Group, Type: control_in Number of Signals: 15 Port Collections: Port Collection: Port Name: ctrl Function: control (0.90) Number of Signals, p.15