Design Techniques for High Performance Integrated Frequency Synthesizers for Multi-Standard Wireless Communication Applications )),. Thesis of the University of California -Berkeley, 2000. ,
Delta-sigma modulation in fractional-N frequency synthesis, IEEE Journal of Solid-State Circuits, vol.28, issue.5, pp.553-559 ,
DOI : 10.1109/4.229400
Generate Precise RF Signals with Phase-Locked Loops )), Microwaves & RF, pp.107-111 ,
Conception de circuits MMIC BiMOS SiGe appliquésappliqués`appliquésà la synthèse de fréquence fractionnaire, Thèse de Doctorat ,
(( Modulation Directe d'un Synthétiseur de Fréquencè a Division Fractionnaire en Boucle Fermée )),. Thèse de l, 2002. ,
Phase decrement type direct frequency synthesizer driven by a DDS, 2001 IEEE MTT-S International Microwave Sympsoium Digest (Cat. No.01CH37157), 2001. ,
DOI : 10.1109/MWSYM.2001.966992
Phase-Locked Loop Design Fundamentals )),. Application Note 535 - MOTOROLA, 1994. ,
A speed, power, and supply noise evaluation of ECL driver circuits, IEEE Journal of Solid-State Circuits, vol.31, issue.1, pp.38-44, 1996. ,
DOI : 10.1109/4.485863
New dynamic flip-flops for high-speed dual-modulus prescaler, IEEE Journal of Solid-State Circuits, vol.33, issue.10, pp.1568-1571, 1998. ,
DOI : 10.1109/4.720406
Noise in digital dynamic CMOS circuits, Noise in Digital Dynamic CMOS Circuits )), pp.655-662, 1994. ,
DOI : 10.1109/4.293110
GHz Static Frequency Divider using 0.2-um Self-Aligned SiGeHBTs ), IEEE Transactions on Microwave Theory and Tech, vol.49, issue.67, 2001. ,
8GHz Static Frequency Divider in a SiGe bipolar technology ), Proc. IEEE Bipolar/Bicmos Circuits and Technology Mtg, pp.216-219, 2002. ,
An ultra-high-speed ECL-BiCMOS technology with silicon fillet self-aligned contacts, IEEE Transactions on Electron Devices, 1994. ,
DOI : 10.1109/16.310106
(( Very-High-Speed Si Bipolar Static Frequency Dividers with new, IEEE Journal of Solid- State Circuits, vol.30, 1995. ,
DOI : 10.1109/4.350199
A 10-GHz SiGe BiCMOS phase-locked-loop frequency synthesizer, IEEE Journal of Solid-State Circuits, vol.37, issue.3, pp.328-335, 2002. ,
DOI : 10.1109/4.987084
36 GHz dual-modulus prescaler in SiGe bipolar technology, 2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280), pp.239-242, 2002. ,
DOI : 10.1109/RFIC.2002.1012040
Design Considerations in a BiCMOS Dual-Modulus Prescaler )), 2002 IEEE Radio Fequency Integrated Circuits Symposium, pp.117-180, 2001. ,
High-speed architecture for a programmable frequency divider and a dual-modulus prescaler, IEEE Journal of Solid-State Circuits, vol.31, issue.5, pp.744-748, 1996. ,
DOI : 10.1109/4.509859
High-speed dual-modulus prescaler architecture for programmable digital frequency dividers, Electronics Letters, vol.37, issue.24, pp.1433-1434, 2001. ,
DOI : 10.1049/el:20010967
New implementation of phase-switching technique and its applications to GHz dual-modulus prescalers, IEE Proc. Circuits Devices Systems, pp.429-433, 2002. ,
DOI : 10.1049/ip-cds:20030458
(( Residual phase noise and AM noise measurements and techniques )), Hewlett-Packard application note, pp.348-90011, 1989. ,
Residual phase noise measurements of VHF, UHF, and microwave components, IEEE Transactions on Ultrasonics, Ferroelectrics and Frequency Control, vol.41, issue.5, pp.664-679, 1994. ,
DOI : 10.1109/58.308502
Conception de diviseurs de fréquence analogiques réalisés en technologie monolithiquè a base de transistors pseudomorphiquesàpseudomorphiques`pseudomorphiquesà haute mobilitémobilitéélectronique )) ,
Measurement of residual phase noise of frequency divider using single divider technique, Electronics Letters, vol.36, issue.16, pp.1391-1393, 2000. ,
DOI : 10.1049/el:20000983
URL : https://hal.archives-ouvertes.fr/hal-00158126
( High-speed, spurious-free sequential phase frequency detector and dual-modulus prescalers for RF frequency synthesis, IEEE Radio frequency Integrated Circuits Symposium (RFIC) Juin 2003. 2.9 ,
( Measurement of the cross-correlation between baseband and transported flicker noises in an GaAs MESFET, Proc. of the IEEE MTT Symposium, pp.1261-1264, 1990. ,
Residual phase noise peformance of X-band GaAs FET amplifiers at liquid nitrogen temperature ), IEEE Proceedings-G, pp.37-38, 1992. ,
Nonlinear noise modeling of a PHEMT device through residual phase noise and low frequency noice measurements ), IEEE Microwave Theory and Tech. Symposium Digest, pp.881-833, 2001. ,
(( Devices selection for S and X bands low phase noise oscillator design )),. acceptéacceptéà 33ème European Microwave Week, pp.2003-2005 ,
Charge-Pump Phase-Lock Loops, IEEE Transactions on Communications, vol.28, issue.11, pp.1849-1858, 1980. ,
DOI : 10.1109/TCOM.1980.1094619
Hachem, (( High-level modeling applied to the second-order charge, Texas Instrument Technical Journal, 1997. ,
Hachem, (( Modeling and Characterization of the 3rd order charge-pump pll : a fully event-driven approach ), Analog Integrated Circuits and Signal Processing, pp.25-45, 1999. ,
Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops, IEEE Journal of Solid-State Circuits, vol.37, issue.10, pp.1331-1334, 2002. ,
DOI : 10.1109/JSSC.2002.803048
Frequency Detector With a High-Speed Low-Power D-Type Master-Slave Flip-Flop )), Circuits and Systems 2002 -MWSCAS 2002 -The, 45th Midwest Symposium, pp.389-392, 2002. ,
(( A CMOS Phase Frequency Detector for Charge Pump Phase-Locked Loop )), Circuits and Systems 1999 -42nd Midwest Symposium, pp.601-604 ,
( A fully Symmetrical PFD for Fast Locking Low Jitter PLL, ASIC 2003 -Proceedings of the 5th International Conference, pp.725-727 ,
( A High Speed and Low Power Phase-Frequency Detector and Charge-pump, Design Automation Conference 1999 -Proceedings of the ASP-DAC '99 Asia and South Pacific, pp.269-272 ,
(( High-Speed, Spurious-Free Sequential Phase Frequency Detector and Dual-Modulus Prescalers for RF Frequency Synthesis )), IEEE Radio Frequency Integrated Circuits Symposium, pp.679-682, 2003. ,
Positive Feedback CMOS Charge-Pump Cicuits for PLL Applications )), Circuits and Systems, MWSCAS 2001 -Proceedings of the 44th IEEE 2001, pp.836-839, 2001. ,
Design of High-Performance CMOS Charge Pumps in Phase-Locked Loops )), Circuits and Systems, ISCAS '99 -Proceedings of the 1999 IEEE International Symposium, pp.545-548, 1999. ,
A Nex CMOS Charge Pump For Low-Voltage (1V) High-Speed PLL Applications ), Circuits and Systems 2003 -ISCAS '03 -Proceedings of the 2003 IEEE International Symposium, pp.657-660, 2003. ,
( MOS Charge Pumps for Low-Voltage Operation ), IEEE journal of Solid-State Circuits, vol.33, issue.1, pp.592-597 ,
Design of Low-Jitter 1-GHz Phase-Locked Loops For Digital Clock Generation ), Circuits and Systems 1999 -ISCAS '99 -Proceedings of the 1999 IEEE International Symposium, pp.520-523 ,
( A Dual-Slope Phase Frequency Detector and Charge Pump Architecture to Achieve Fast Locking of Phase-Locked Loop, IEEE Transactions On Circuits and Systems -II: Analog and Digital Signal Processing, pp.892-896, 2003. ,
Noise Properties of PLL Systems, IEEE Transactions on Communications, vol.30, issue.10, pp.2244-2252, 1982. ,
DOI : 10.1109/TCOM.1982.1095404
Conception de circuits MMIC BiMOS SiGe appliquésappliqués`appliquésà la synthèse de fréquence fractionnaire, Thèse de Doctorat ,
( A 10-Gb/s 16:1 Muultiplexer and 10-GHz Clock Synthesizer in 0.25-um SiGe BiCMOS ), IEEE journal of Solid-State Circuits, vol.361, issue.43, pp.1946-1953, 2001. ,
A 13.5-mW 5-GHz Frequency Synthesizer With Dynamic-Logic Frequency Divider, IEEE Journal of Solid-State Circuits, vol.39, issue.2, pp.378-383 ,
DOI : 10.1109/JSSC.2003.821784
(( 20mW SiGe- MMIC-VCO at 5GHz with Integrated 4:1 Divider for use in a PLL )), Silicon Monolithic Integrated Circuits in RF Systems, pp.222-225, 2001. ,
A highly integrated multifunction macro synthesizer chip (MMSC) for applications in 2-18 GHz synthesized sources, Highly Integrated Multifunction Macro Synthesizer Chip (MMSC) for Applications in 2-18 GHz Synthesized Sources )), pp.1405-1409, 1997. ,
DOI : 10.1109/4.628751
(( Concepts for Complete Integration of Synthsizers for GHz Frequencies )), EUROCOMM 2000 Information Systems for Enhanced Public Safety and Security IEEE, pp.412-417, 2000. ,
A 10-GHz SiGe BiCMOS phase-locked-loop frequency synthesizer, IEEE Journal of Solid-State Circuits, vol.37, issue.3, pp.328-335, 2002. ,
DOI : 10.1109/4.987084