A. A. Amendola, L. Impagliazzo, P. Marmo, and F. Poli, Experimental evaluation of computer-based railway control systems, Proceedings of IEEE 27th International Symposium on Fault Tolerant Computing, pp.380-384, 1997.
DOI : 10.1109/FTCS.1997.614112

[. A. Ademaj, P. Grillinger, P. Herout, and J. Hlavicka, Fault tolerance evaluation using two software based fault injection methods, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002), pp.2-25, 2002.
DOI : 10.1109/OLT.2002.1030178

J. C. Avizienis, B. Laprie, and . Randell, Dependability and Its Threats: A Taxonomy, Proceedings of the Building the Information Society: Proc. IFIP 18th World Computer Congress, pp.22-27, 2004.
DOI : 10.1007/978-1-4020-8157-6_13

[. A. Benso, P. Prinetto, M. Rebaudengo, and M. Reorda, EXFI: a low-cost fault injection system for embedded microprocessor-based boards, ACM Transactions on Design Automation of Electronic Systems, vol.3, issue.4, pp.626-634, 1998.
DOI : 10.1145/296333.296351

[. A. Cataldo, Intel Scans for Soft Errors in Processor DesignsLe phénomène de latchup dans les circuits integers CMOS, Toute l'électronique, pp.465-510, 1981.

[. A. Fin and F. Fummi, A VHDL error simulator for functional test generation, Europe Conference (DATE), pp.390-395, 2000.

M. S. Rebaudengo and . Reorda, Fault behaviour observation of a microprocessor system through a VHDL simulation-based fault injection experiment, Design Automation Conference, pp.536-541, 1996.

[. B. Parrotta, M. Rebaudengo, M. S. Reorda, and M. Violante, New techniques for accelerating fault injection in VHDL descriptions, Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646), pp.61-66, 2000.
DOI : 10.1109/OLT.2000.856613

S. Suite, V. Vhdl-ams, V. Vhdl-x, and . Mw, Unified Compiler

[. C. Poivey, J. W. Howard, S. Buchner, K. A. Label, J. D. Forney et al., Development of a test methodology for single-event transients (SETs) in linear devices, IEEE Transactions on Nuclear Science, vol.48, issue.6, pp.6-2180, 2001.
DOI : 10.1109/23.983193

[. C. Poivey, S. Buchner, J. W. Howard, and K. A. , Testing Guidelines for Single Event Transient (SET): Testing of Linear Devices, 2003.

[. C. and C. J. Walter, Evaluation and design of an ultra-reliable distributed architecture for fault tolerance, IEEE Transactions on Reliability, vol.39, issue.4, pp.492-499, 1990.
DOI : 10.1109/24.58727

[. D. Alexandrescu, L. Anghel, and M. Nicolaidis, New methods for evaluating the impact of single event transients in VDSM ICs, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings., pp.99-107, 2002.
DOI : 10.1109/DFTVS.2002.1173506
URL : https://hal.archives-ouvertes.fr/hal-00013736

[. D. Gil, J. Gracia, J. C. Baraza, and P. J. Gil, A study of the effects of transient fault injection into the VHDL model of a fault-tolerant microcomputer system, Proceedings 6th IEEE International On-Line Testing Workshop (Cat. No.PR00646), pp.73-79, 2000.
DOI : 10.1109/OLT.2000.856615

[. D. Powell, Distributed fault tolerance: lessons from Delta-4, IEEE Micro, vol.14, issue.1, pp.36-47, 1994.
DOI : 10.1109/40.259898

[. D. Daniel, P. Siewiorek, and R. S. Swarz, Reliable Computer Systems, Design and Evaluation, 1992.

[. E. Fuchs, Sofware Implemented Fault Injection, 1996.

[. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, Fault Injection Into VHDL Models: A Fault Injection Tool And Some Preliminary Experimental Results, Third Int'l Workshop on Integrating Error Models with Fault Injection, pp.13-14
DOI : 10.1109/WIEM.1994.654393

[. E. Jenn, J. Arlat, M. Rimen, J. Ohlsson, and J. Karlsson, Fault injection into VHDL models: the MEFISTO tool, Proceedings of IEEE 24th International Symposium on Fault- Tolerant Computing, pp.66-75
DOI : 10.1109/FTCS.1994.315656

[. E. Normand, Single event upset at ground level, IEEE Transactions on Nuclear Science, vol.43, issue.6, pp.2742-2750, 1996.
DOI : 10.1109/23.556861

[. E. and E. L. Petersen, Single event upsets in space, 21st Aerospace Sciences Meeting, 1983.
DOI : 10.2514/6.1983-164

[. F. Darracq, T. Beauchene, V. Pouget, H. Lapuyade, D. Lewis et al., Single-Event sensitivity of a single SRAM cell, IEEE Transactions Nuclear Science, vol.49, issue.3, pp.1496-1490, 2002.
URL : https://hal.archives-ouvertes.fr/hal-00185398

[. F. and F. W. Sexton, Microbeam studies of single-event effects, IEEE Transactions on Nuclear Science, vol.43, issue.2, pp.687-695, 1996.
DOI : 10.1109/23.490912

A. Vargas, R. Amory, and . Velazoo, Estimation circuit fault-tolerance by means of transient-fault injection in vhdl, IEEE International On-Line Testing Workshop, pp.67-72, 2000.

[. G. Hayek and C. Robach, From specification validation to hardware testing: a unified method, International Test Conference (ITC), pp.885-893, 1996.

[. G. Hayek and C. Robach, From design validation to hardware testing: a unified approach, Journal of Electronic Testing, vol.14, issue.1/2, pp.133-140, 1999.
DOI : 10.1023/A:1008317826940

[. G. Gwan, S. Choi, and R. K. Iyer, FOCUS: An Experimental Environment for Fault Sensitivity Analysis, IEEE Transactions on Computers, vol.41, issue.12, pp.1515-1526, 1992.

[. G. Kanawati, N. Kanawati, and J. Abraham, FERRARI: a tool for the validation of system dependability properties, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing, pp.336-344, 1992.
DOI : 10.1109/FTCS.1992.243567

[. G. Kanawati, N. Kanawati, and J. Abraham, FERRARI: a flexible software-based fault and error injection system, IEEE Transactions on Computers, vol.44, issue.2, pp.248-260, 1995.
DOI : 10.1109/12.364536

[. G. Snider, B. Shacklefort, and R. J. Carter, Attacking the semantic gap between application programming languages and configurable hardware, Proceedings of the 2001 ACM/SIGDA ninth international symposium on Field programmable gate arrays , FPGA '01, pp.115-124, 2001.
DOI : 10.1145/360276.360322

[. H. and H. D. Habing, The use of lasers to simulate radiation induced transients in semiconductor devices and circuits, IEEE Trans. Nucl. Sci, pp.91-100, 1965.

[. H. Madeira, M. Rela, F. Moreira, and J. G. Silva, RIFLE: A General Purpose Pinlevel Fault Injector, Proc. 1st European Dependable Computing Conf. (EDCC-1), pp.199-216, 1994.
DOI : 10.1007/3-540-58426-9_132
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.24.4905

. Powell, Fault Injection for Dependability Validation-A Methodology and Some Applications, IEEE Trans. Software Eng, vol.16, issue.2, pp.166-182, 1990.

[. J. Arlat, Y. Crouzet, and J. Laprie, Fault Injection for the Experimental Validation of Fault Tolerance, Proc. Esprit Conference'91CEC-DGXIII), pp.791-805791, 1991.

[. J. Arlat, J. Boué, and Y. Crouzet, Early validation of fault-tolerant systems: fault injection into VHDL models, LAAS research report n° 98, 1998.

[. J. , J. C. Baraza, J. Gracia, D. Gil, and P. J. Gil, A prototype of a vhdl-based fault injection tool, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.396-404, 2000.

[. J. , J. A. Clark, and D. K. Pradhan, Fault Injection A Method For Validating Computer- System Dependability, Computer, vol.28, issue.6, pp.47-56, 1995.

[. J. Carreira, H. Madeira, and J. G. Silva, Xception: a technique for the experimental evaluation of dependability in modern computers, IEEE Transactions on Software Engineering, vol.24, issue.2, pp.125-136, 1998.
DOI : 10.1109/32.666826

[. J. Guthoff and V. Sieh, Combining software-implemented and simulation-based fault injection into a single fault injection method, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers, pp.196-206, 1995.
DOI : 10.1109/FTCS.1995.466978

[. J. Gracia, J. C. Baraza, D. Gil, and P. J. Gil, Comparison and application of different VHDL-based fault injection techniques, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.233-241, 2001.
DOI : 10.1109/DFTVS.2001.966775

[. J. , J. H. Hong, S. A. Hwang, and C. W. Wu, An FPGA-based hardware emulator for fast fault emulation, IEEE Midwest Symposium on Circuits and Systems, pp.345-348, 1996.

[. J. Karlsson, TWO FAULT INJECTION TECHNIQUES FOR TEST OF FAULT HANDLING MECHANISMS, 1991, Proceedings. International Test Conference, pp.140-149, 1991.
DOI : 10.1109/TEST.1991.519504

[. J. Karlsson, P. Lidén, P. Dahlgren, R. Johansson, and U. Gunneflo, Using heavy-ion radiation to validate fault-handling mechanisms, IEEE Micro, vol.14, issue.1, pp.8-23, 1994.
DOI : 10.1109/40.259894

[. J. Jean-claude-laprie, Sûreté de fonctionnement et tolérance aux fautes: Concepts de base, 1988.

H. Campbell and . Eisen, Critical Evaluation of the Pulsed Laser Method for Single Event Effects Testing and Fundamental Studies, IEEE Trans. On Nucl. Sci, vol.41, pp.6-2574, 1994.

[. J. Ohlsson, M. Rimen, and U. Gunneflo, A study of the effects of transient fault injection into a 32-bit RISC with built-in watchdog, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing, pp.316-325, 1992.
DOI : 10.1109/FTCS.1992.243569

[. J. , J. M. Voas, and G. Mcgraw, Software Fault Injection: Inoculating Programs against Errors, 1998.

[. J. , J. A. Zoutendik, L. S. Smith, G. A. Soli, and R. Y. Lo, Experimental evidence for a new SEU model in a CMOS SRAM obtained from model verification, IEEE Trans. Nucl. Sci, vol.34, pp.358-366, 1987.

[. K. , K. T. Cheng, S. Y. Huang, and W. J. Dai, Fault emulation: a new approach to fault grading, IEEE-ACM International Conference on Computer-Aided Design, pp.681-686, 1995.

[. K. , K. T. Cheng, S. Y. Huang, and W. J. Dai, Fault emulation: A new methodology for fault grading, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, issue.10, pp.181487-1495, 1999.

[. L. Antoni, R. Leveugle, and B. Fehér, Using Run-time Reconfiguration for Fault Injection in Hardware Prototypes, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.405-413, 2000.
URL : https://hal.archives-ouvertes.fr/hal-00015042

L. Antoni, Injection de Fautes par Reconfiguration Dynamique de Réseaux Programmables, Thèse de l'Institut National Polytechnique de Grenoble (INPG), spécialité Microélectronique

L. Antoni, R. Leveugle, and B. Fehér, Using run-time reconfiguration for fault injection applications, IEEE Transactions on Instrumentation and Measurement, pp.1468-1473, 2003.
URL : https://hal.archives-ouvertes.fr/hal-00015055

[. L. Burgun, F. Reblewski, G. Fenelon, J. Barbier, and O. Lepape, Serial fault emulation, IEEE Design Automation Conference, pp.801-806, 1996.
DOI : 10.1109/dac.1996.545681

. López, New Techniques for Speeding-Up Fault-Injection Campaigns, Europe Conference and Exhibition (DATE'02), pp.847-852, 2002.

M. Baze and S. Buchner, Attenuation of single event induced pulses in CMOS combinational logic, IEEE Transactions on Nuclear Science, vol.44, issue.6, 1997.
DOI : 10.1109/23.659038

T. K. Hsueh, R. K. Tsai, and . Iyer, Fault injection techniques and tools, IEEE Computer, vol.30, issue.4, pp.175-82, 1997.

M. S. Reorda, M. Violante, and L. Lavagno, Evaluating system dependability in a co-design framework, IEEE Design, Automation and Test in Europe Conference and Exhibition, pp.586-590, 2000.

[. M. , M. Rimen, and J. Ohlsson, A study of the error behaviour of a 32-bit RISC subjected to simulated transient fault injection, IEEE International Test Conference, p.696, 1992.

S. and J. P. Teixeira, Defect-oriented mixed-level fault simulation of digital systems-on-a-chip using HDL, IEEE-ACM Design, Automation and Test in Europe Conference and Exhibition, pp.549-553, 1999.

F. M. Santos, I. C. Goncalves, J. P. Teixeira, and . Teixeira, Defect-oriented Verilog fault simulation of SoC macros using a stratified fault sampling technique, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146), pp.326-332, 1999.
DOI : 10.1109/VTEST.1999.766683

M. Reorda and . Violante, Accurate and efficient analysis of single event transients in VLSI circuits, 9th IEEE International On-Line Testing symposium, pp.101-105, 2003.

[. N. , N. A. Kanawati, G. A. Kanawati, and J. A. Abraham, Dependability evaluation using hybrid fault/error injection, IEEE International Computer Performance and Dependability Symposium, pp.224-233, 1995.
DOI : 10.1109/ipds.1995.395829

E. J. Touba and . Mccluskey, Logic synthesis of multilevel circuits with concurrent error detection, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.16, issue.7, pp.783-789, 1997.
DOI : 10.1109/43.644041

[. P. Adell, R. D. Schrimpf, H. J. Barnaby, R. Marec, C. Chatry et al., Analysis of single-event transients in analog circuits, IEEE Transactions on Nuclear Science, vol.47, issue.6, pp.6-2616, 2000.
DOI : 10.1109/23.903817

L. Civera, M. Macchiarulo, M. S. Rebaudengo, A. Reorda, and . Violante, Exploiting circuit emulation for fast hardness evaluation, IEEE Transactions on Nuclear Science, vol.48, issue.6, pp.2210-2216, 2001.
DOI : 10.1109/23.983197

P. Civera, L. Macchiarulo, M. Rebaudengo, M. S. Reorda, and A. Violante, Exploiting FPGA for accelerating fault injection experiments, Proceedings Seventh International On-Line Testing Workshop, pp.9-13, 2001.
DOI : 10.1109/OLT.2001.937810

P. Civera, L. Macchiarulo, M. Rebaudengo, M. S. Reorda, and A. Violante, Exploiting FPGA-based techniques for fault injection campaigns on VLSI circuits, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.250-258, 2001.
DOI : 10.1109/DFTVS.2001.966777

P. Civera, L. Macchiarulo, M. Rebaudengo, M. S. Reorda, and A. Violante, Fpgabased fault injection for microprocessor systems, Asian Test Symposium, pp.304-309, 2001.

[. P. Civera, L. Macchiarulo, M. Rebaudengo, M. S. Reorda, and M. Violante, New techniques for efficiently assessing reliability of SOCs, Microelectronics Journal, vol.34, issue.1, pp.53-61, 2003.
DOI : 10.1016/S0026-2692(02)00127-1

[. P. Dodd, Impact of technology trends on SEU in CMOS SRAMs, IEEE Transactions on Nuclear Science, vol.43, issue.6
DOI : 10.1109/23.556869

[. P. Hazucha, Background Radiation and Soft Errors in CMOS Circuits, 2000.

[. P. Roche, J. M. Palau, G. Bruguier, C. Tavernier, R. Ecoffet et al., Determination of key parameters for SEU occurrence using 3-D full cell SRAM simulations, IEEE Transactions on Nuclear Science, vol.46, issue.6, pp.1354-1362, 1999.
DOI : 10.1109/23.819093

[. P. , P. Sundararajan, and S. A. Guccione, Run-time defect tolerance using jbits, ACM International Symposium on Field Programmable Gate Arrays, pp.193-198, 2001.

[. P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi, Modeling the Effect of Technology Trends on the Soft Error Rate of Combinatorial Logic, proc. Int'l Conf. Dependable Systems and Networks (DSN-2002), pp.389-398, 2002.

[. R. Johansson, On single event upset error manifestation, proc. First European Dependable Computing Conf. (EDCC-1), pp.217-231, 1994.
DOI : 10.1007/3-540-58426-9_133

[. R. Koga, S. H. Crain, K. B. Crawford, S. C. Moss, S. D. Lalumondiere et al., Single event transient (SET) sensitivity of radiation hardened and COTS voltage comparators, 2000 IEEE Radiation Effects Data Workshop. Workshop Record. Held in conjunction with IEEE Nuclear and Space Radiation Effects Conference (Cat. No.00TH8527), pp.53-60, 2000.
DOI : 10.1109/REDW.2000.896269

[. R. Leveugle, Towards modelling for dependability of complex integrated circuits, 5th IEEE International On-Line Testing workshop, pp.194-198, 1999.

[. R. , R. Leveugle, and K. Hadjiat, Optimized generation of vhdl mutants for injection of transition errors, 13 th Symposium on Integrated Circuits and Systems Design (SBCCI2000), pp.243-248, 2000.
URL : https://hal.archives-ouvertes.fr/hal-00015067

[. R. Leveugle, A low-cost hardware approach to dependability validation of IPs, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pp.242-249, 2001.
DOI : 10.1109/DFTVS.2001.966776
URL : https://hal.archives-ouvertes.fr/hal-00015048

[. R. Leveugle, Early analysis of fault-attack effects for cryptographic hardware, Supplemental volume of the 2004 International Conference on Dependable Systems and Networks (DSN), pp.348-353, 2004.
URL : https://hal.archives-ouvertes.fr/hal-01392576

[. R. Leveugle, A new approach for early dependability evaluation based on formal property checking and controlled mutations, 11th IEEE International On-Line Testing Symposium, 2005.
DOI : 10.1109/IOLTS.2005.8
URL : https://hal.archives-ouvertes.fr/hal-00015001

M. , R. J. Martínez, P. J. Gil, G. Martín, C. Pérez et al., Experimental Validation of High-Speed Fault-Tolerant Systems Using Physical Fault Injection, Dependable Computing for Critical Applications (Proc. Seventh IFIP Working Conf. Dependable Computing for Critical Applications: DCCA-7), pp.249-265, 1999.

[. R. Marec, C. Chatry, P. Adell, O. Mion, C. Barillot et al., Towards a single event transient hardness assurance methodology, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605), pp.343-350, 2001.
DOI : 10.1109/RADECS.2001.1159305

[. R. Pease, A. Sternberg, Y. Boulghassoul, L. Massengill, S. Buchner et al., Comparison of SETs in bipolar linear circuits generated with an ion microbeam, laser light, and circuit simulation, IEEE Transactions on Nuclear Science, vol.49, issue.6
DOI : 10.1109/TNS.2002.805346

[. R. , R. Sedaghat-maman, and E. Barke, A new approach to fault emulation, IEEE International Workshop on Rapid System Prototyping, pp.173-179, 1997.

[. R. Sedaghat-maman and E. Barke, Real time fault injection using logic emulators, Proceedings of 1998 Asia and South Pacific Design Automation Conference, pp.475-479, 1998.
DOI : 10.1109/ASPDAC.1998.669529

[. R. Sedaghat-maman, Fault emulation with optimized assignment of circuit nodes to fault injectors, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187), pp.135-138, 1998.
DOI : 10.1109/ISCAS.1998.705230

[. R. Velazco, P. Cheynet, A. Bofill, and R. Ecoffet, THESIC : A testbed suitable for the qualification of integrated circuits devoted to operate in harsh environment, IEEE European Test Workshop, pp.89-90, 1998.
URL : https://hal.archives-ouvertes.fr/hal-01384973

[. R. Velazco, S. Rezgui, R. Ecoffet, and C. E. , Code Emulating Upsets) to evaluate the error rate of microprocessor-embedded digital applications, Single Event Effects (SEE) Symposium, pp.11-13, 2000.

[. R. Velazco, S. Rezgui, and R. Ecoffet, Predicting error rate for microprocessor-based digital architectures through C.E.U. (Code Emulating Upsets) injection, IEEE Transactions on Nuclear Science, vol.47, issue.6, pp.6-2405, 2000.
DOI : 10.1109/23.903784
URL : https://hal.archives-ouvertes.fr/hal-00008219

[. R. , R. W. Wieler, Z. Zhang, and R. D. Mcleod, Using an FPGA based computer as a hardware emulator for built-in self-test structures, IEEE International Workshop on Rapid System Prototyping, pp.16-21, 1994.

[. R. , R. W. Wieler, Z. Zhang, and R. D. Mcleod, Emulating static faults using a Xilinx based emulator, IEEE Symposium on FPGAs for Custom Computing Machines, pp.110-115, 1995.

[. S. Buchner, D. Mcmorrow, J. Melinger, and A. B. Campbell, Laboratory tests for single-event effects, IEEE Transactions on Nuclear Science, vol.43, issue.2, pp.2-678, 1996.
DOI : 10.1109/23.490911

[. S. Buchner, D. Mcmorrow, A. Sternberg, L. Massengill, R. L. Pease et al., Single-event transient (SET) characterization of a LM119 voltage comparator: an approach to SET model validation using a pulsed laser, RADECS 2001. 2001 6th European Conference on Radiation and Its Effects on Components and Systems (Cat. No.01TH8605), pp.3-1502, 2001.
DOI : 10.1109/RADECS.2001.1159318

[. S. Han, H. Rosenberg, and K. Shin, DOCTOR: an Integrated Software Fault Injection Environment, 1993.

[. S. , S. Svensson, and J. Karlsson, Dependability Evaluation of the THOR Microprocessor Using Simulation-Based Fault Injection, 1997.

[. T. , T. A. Delong, B. W. Johnson, and J. A. Profeta, A fault injection technique for VHDL behavioural-level models, IEEE Design and Test of Computers, vol.13, pp.24-33, 1996.

[. T. Michel, Taking advantage of ASICs to improve dependability with very low overheads [PLC], Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC, pp.14-18, 1994.
DOI : 10.1109/EDTC.1994.326905
URL : https://hal.archives-ouvertes.fr/hal-00015209

[. U. Gunneflo, J. Karlsson, and J. Torin, Evaluation of error detection schemes using fault injection by heavy-ion radiation, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers, pp.340-347, 1989.
DOI : 10.1109/FTCS.1989.105590

[. V. Pouget, D. Lewis, H. Lapuyade, R. Briand, P. Fouillat et al., Validation of radiation hardened designs by pulsed laser testing and SPICE analysis, Microelectronics Reliability, vol.39, issue.6-7, pp.931-935, 1999.
DOI : 10.1016/S0026-2714(99)00125-0
URL : https://hal.archives-ouvertes.fr/hal-00185404

[. V. Sieh, O. Tschäche, and F. Balbach, VERIFY: evaluation of reliability using VHDL-models with embedded fault descriptions, Proceedings of IEEE 27th International Symposium on Fault Tolerant Computing, pp.32-36, 1997.
DOI : 10.1109/FTCS.1997.614074

P. Crouzet, H. Thévenod-fosse, and . Waeselynck, Validation of Software Testing by Fault Injection: The SESAME Tool, Proc. 11 th Conf. Reliability and Maintainability, pp.551-559, 1998.

S. Moreau, J. Duzellier, and . Gasiot, Evaluation of the upset risk in CMOS SRAM through full three dimensional simulation, IEEE Transactions on Nuclear Science, vol.42, issue.6, pp.1789-1796, 1995.
DOI : 10.1109/23.488780

D. Segall, D. Vrsalovic, D. Siewiorek, J. Yaskin, J. Kownacki et al., FIAT-fault injection based automated testing environment, [1988] The Eighteenth International Symposium on Fault-Tolerant Computing. Digest of Papers, pp.102-107, 1988.
DOI : 10.1109/FTCS.1988.5306

@. Publications, . L. Revues-internationales-[-r, K. Leveugle, and . Hadjiat, Multi-level fault injections in VHDL descriptions: alternative approaches and experiments, Journal of Electronic Testing: Theory and Application (JETTA), pp.559-575, 2003.

[. A. Ammari, K. Hadjiat, and R. Leveugle, Combined Fault Classification and Error Propagation Analysis to Refine RT-Level Dependability Evaluation, Journal of Electronic Testing: Theory and Application (JETTA), à paraître en Août, 2005.
DOI : 10.1007/s10836-005-0974-x
URL : https://hal.archives-ouvertes.fr/hal-00083083

@. Conférences, [. R. Et-workshops, K. Leveugle, and . Hadjiat, Optimized generation of VHDL mutants for injection of transition errors, 13 th Symposium on Integrated Circuits and Systems Design (SBCCI'00), pp.243-248, 2000.

[. R. Leveugle and K. Hadjiat, Early prediction of SEU consequences through VHDL mutant generation, th European Conference on Radiation and its Effects on Components and Systems (RADECS 01), 2001.

[. R. Leveugle and K. Hadjiat, Multi-level fault injection experiments based on VHDL descriptions: a case study, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002), pp.107-111, 2002.
DOI : 10.1109/OLT.2002.1030192
URL : https://hal.archives-ouvertes.fr/hal-00015043

A. Ammari, K. Hadjiat, and R. Leveugle, On combining fault classification and error propagation analysis in RT-Level dependability evaluation, Proceedings. 10th IEEE International On-Line Testing Symposium, 2004.
DOI : 10.1109/OLT.2004.1319692
URL : https://hal.archives-ouvertes.fr/hal-00015035

K. Hadjiat and R. Leveugle, Early Dependability Evaluation: Injection of Multiple Bit-Flips, 2005.
URL : https://hal.archives-ouvertes.fr/hal-00101580

K. Hadjiat, A. Ammari, and R. Leveugle, Early Functional Evaluation of SET Effects, 2005 8th European Conference on Radiation and Its Effects on Components and Systems, 2005.
DOI : 10.1109/RADECS.2005.4365571
URL : https://hal.archives-ouvertes.fr/hal-01400088

K. Hadjiat and R. Leveugle, Évaluation prédictive de la sûreté de fonctionnement d'un circuit intégré, ? Conférences nationales, pp.233-234, 2002.

K. Hadjiat and R. Leveugle, Expériences d'injection de fautes multi-niveaux dans des descriptions VHDL, Colloque CAO de circuits et systèmes intégrés, pp.51-54, 2002.

K. Hadjiat, A. Ammari, and R. Leveugle, Application et Combinaison de Deux Approches d'Analyse de Sûreté, Journées Nationales du Réseau Doctoral en Microélectronique (JNRDM), pp.410-412, 2004.

K. Hadjiat, A. Ammari, and R. Leveugle, Modélisation de fautes et génération de mutants pour analyse de robustesse de circuits sécurisés, Journées Nationales du Réseau Doctoral en Microélectronique (JNRDM), 2005.