P. A. Abdulla, A. Annichini, S. Bensalem, and A. Bouajjani, Verification of Infinite-State Systems by Combining Abstraction and Reachability Analysis, Proceedings of 11th Conference on Computer Aided Verification, CAV'99, 1999.
DOI : 10.1007/3-540-48683-6_15

R. Airiau, J. Bergé, V. Olive, and J. Rouillard, VHDL ? Langage, modélisation, synthèse, Presse Polytechniques et Universitaires Romandes, 1998.

A. Abrial, J. Bouvier, M. Renaudin, P. Senn, and P. Vivet, A new contactless smart card IC using an on-chip antenna and an asynchronous microcontroller, IEEE Journal of Solid-State Circuits, vol.36, issue.7, pp.1101-1107, 2001.
DOI : 10.1109/4.933467

URL : https://hal.archives-ouvertes.fr/hal-00009607

D. Borrione, M. Boubekeur, E. Dumitrescu, and M. Renaudin, Introducing formal validation in an asynchronous circuit design flow The Fourth International Workshop on Designing Correct Circuits, 2002.

D. Borrione and M. Boubekeur, An approach to the introduction of formal validation in an asynchronous circuit design flow, 36th Annual Hawaii International Conference on System Sciences, 2003. Proceedings of the, 2003.
DOI : 10.1109/HICSS.2003.1174811

URL : https://hal.archives-ouvertes.fr/hal-00009578

I. Beer, S. Ben-david, C. Eisner, D. Geist, L. Gluhovsky et al., RuleBase: Model checking at IBM, Proc. 9 th Intl. Conference on Computer Aided Verification (CAV'97), volume 1254 of Lect. Notes in Comp. Sci, pp.480-483, 1997.
DOI : 10.1007/3-540-63166-6_53

. Bbi96, A. Kees-van-berkel, and . Bink, Single-track handshaking signaling with application to micropipelines and handshake circuits, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.122-133, 1996.

M. Boubekeur, D. Borrione, L. Mounier, M. Renaudin, and A. Sirianni, Modelling CHP descriptions in Labelled Transition Systems for an efficient formal validations of asynchronous circuit specifications, Forum on Specification and Design Language (FDL'03), 2003.

D. Borrione, M. Boubekeur, L. Mounier, M. Renaudin, and A. Sirianni, Validation of Asynchronous Circuit Specifications Using IF/CADP, IFIP Intl. Conference on VLSI, 2003.
DOI : 10.1007/0-387-33403-3_6

URL : https://hal.archives-ouvertes.fr/hal-00107431

M. Boubekeur and D. Borrione, Languages for System Specifications Selected Contributions on UML, SystemC, System Verilog, Mixed-Signal Systems, and Property Specifications from FDL'03". Chapter Modelling CHP descriptions in Labelled Transition Systems for an efficient formal validations of asynchronous circuit specifications, 2004.

A. Biere, A. Cimatti, E. Clarke, M. Fujita, Y. Zhu et al., Symbolic Model Checking without BDDs, Hardware description languages and their applications (CHDL), pp.193-207, 1997.
DOI : 10.1007/3-540-49059-0_14

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

]. A. Bed00a, D. A. Bardsley, and . Edwards, The Balsa asynchronous circuit synthesis system, Forum on Design Languages, 2000.

]. A. Bed00b, D. A. Bardsley, and . Edwards, Synthetising an asynchronous DMA controller with Balsa, Journal of Systems Architecture, vol.46, pp.1309-1319, 2000.

A. Bardsley, D. Edwards, C. D. Kloos, E. Cerny-wendy, and A. Belluomini, Compiling the language Balsa to delay-nsensitive hardware Algorithms for Synthesis and Verification of Timed Circuits and Systems, Hardware description languages and their applications (CHDL), pp.89-91, 1997.

. Ber92, ]. K. Kees-van-berkelber93, and . Van-berkel, Beware the isochronic fork Handshake Circuits ? An Asynchronous Architecture for VLSI Programming, Integration, the VLSI journal, vol.13, issue.2, pp.103-128, 1992.

M. Bozga, J. Cl, L. Fernandez, S. Ghirvu, J. P. Graf et al., IF: A Validation Environment for Timed Asynchronous Systems, Proceedings of CAV'00, 2000.
DOI : 10.1007/10722167_41

URL : https://hal.archives-ouvertes.fr/hal-00369415

M. Bozga, J. Cl, L. Fernandez, S. Ghirvu, J. P. Graf et al., If: An Intermediate Representation and Validation Environment for Timed Asynchronous Systems, Proceedings of FM'99, 1999.
DOI : 10.1007/3-540-48119-2_19

URL : https://hal.archives-ouvertes.fr/hal-00369430

M. Bozga, S. Graf, L. Mounier, M. Bozga, H. Jianmin et al., Automated validation of distributed software using the IF environment Verification of Asynchronous Circuits using Timed Automata, Workshop on Software Model-CheckingProc. TPTS'02 Workshop, 2001.

K. Van-berkel, J. Keyssels, M. Ronken, R. Saeijs, and F. Chalij, The VLSI-programming language Tangram and its translation into handshake circuits, Proceedings of the European Conference on Design Automation., pp.384-389, 1991.
DOI : 10.1109/EDAC.1991.206431

]. I. Bla00, L. Blunno, and . Lavagno, Automated synthesis of micro-pipelilnes from behavioral Verilog HDL, Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, 2000.

R. Berks, R. Negulescubra95, and ]. R. Brayton, Étude de cas : vérification formelle d'un filtre asynchrone à l'aide de techniques de model-checking énumératif Le calcul Meije VIS : A system for verification and synthesis Graph-based algorithms for boolean function manipulation Symbolic boolean manipulation with ordered binary decision diagrams, Seventh International Symposium on Asynchronous Circuits and Systems 6th Journées Nationales du Réseau Doctoral de Microélectronique, JNRDM' 03, pp.14-1635, 1985.

]. E. Cem81, E. A. Clarke, and . Emerson, Design and Synthesis of Synchronisation Skeletons Using Branching Time Tomporal Logic, Logic of Programs : Workshop, number 131 in LNCS, Newyork, 1981.

E. [. Clarke, A. P. Emerson, and . Sistla, Automatic verification of finite state concurrent system using temporal logic specifications, Proceedings of the 10th ACM SIGACT-SIGPLAN symposium on Principles of programming languages , POPL '83, pp.117-126244, 1983.
DOI : 10.1145/567067.567080

E. M. Clarke, O. Grumberg, A. Doron, and . Chu, Model Checking Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications, 1987.

J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, Logic Synthesis of Asynchronous Controllers and Interfaces, 2002.
DOI : 10.1007/978-3-642-55989-1

J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, A. Wesley et al., Petrify : a tool for manipulating concurrent specifications and synthesis of asynchronous controllers Macromodular computer systems, AFIPS Conference Proceedings ; 1967 Spring Joint Computer Conference, pp.80-315, 1967.

A. Cerone and G. Milne, A Methodology for the Formal Analysis of Asynchronous Micropipelines, Proc. FMCAD 2000, pp.246-262, 1954.
DOI : 10.1007/3-540-40922-X_16

A. Davis, B. Coates, and K. Stevens, The post office experiment : Designing a large asynchronous chip, Proc 26th annu. Hawaii Int. Conf. On Systems Sciences, pp.409-418, 1993.

A. Davis, B. Coates, and K. Stevens, Automatic Synthesis of fast compact asynchronous control circuits Asynchronous Design Methodologies, volume A-28 of IFIP Transactions, pp.193-207, 1993.

E. Mark, ]. Deandeh96, L. Vu-dinh-duc, M. Fesquet, and . Renaudin, Model Checking on Finite State Machines : Extensions and Applications to VHDL designs Vérification Formelle de Propriétés Temporelles : Etude et Application au Langage VHDL Grenoble 1 , FIPS PUB 46-3, National Institute of S t a n d a r d s a n d T e c h n o l o g y , R e a f f i r m e d 1 9 9 9 O c t o b e r 2 5 Synthesis of QDI Asynchronous Circuits from DTL-style Petri-Net " IWLS-02, STRiP : A self Timed RISC Processor Architecture Proceedings of the First Asian-Pacific Conference on Hardware Description Languages : Standards and Applications Discipline of Programming, 1976.

A. Vu and D. Duc, Synthèse automatique de circuits asynchrone QDI, 2003.

A. Debreil and P. Oddo, Synchronous designs in VHDL, proceedings of the European Design Automation Conference, pp.486-491, 1993.
DOI : 10.1109/eurdac.1993.410681

]. G. Dpo99, A. Delzanno, and . Podelski, Model Checking in CLP, Proc. 5th Int. Conf. TACAS'99. R. Cleaveland, pp.223-239, 1999.

E. H. Dumitrescuevi89-]-p, C. A. Van-eijk, M. Vissers, and . Diaz, Construction de Modèles Réduits et Vérification Symbolique de Circuits Industriels Décrits au Niveau RTL The formal description technique LOTOS, 1989.

M. Karl, . Fant, A. Scott, and . Brandt, NULL Conventionnal Logic : A complete and consistent logic for asynchronous digital circuit synthesis ALDEBARAN : A Tool for Verification of Communicating Processes, International Conference on Application-specific Systems, Architectures, and Processors, pp.261-273, 1989.

J. C. Fernandez, C. Jard, T. T. Jeron, and L. Mounier, On-the-fly Verification of Finite Transistion Systems, Formal Methods in System Design, 1992.

J. C. Fernandez, A. Kerbrat, L. J. Mounierfla79-]-m, R. E. Fischer, and . Ladner, Symbolic Equivalence Checking Propositional Dynamic Logic of Regular Programs, Proceedings of the 5th Workshop on Computer-Aided Verification, pp.194-211, 1979.

J. C. Fernandez, L. M. Mounierfnt99-]-r, S. M. Fuhrer, M. Nowick, N. K. Theobald et al., On-the-fly Verification of Behavioural Equivalences and Preorders Minimalist : An environment for the synthesis, verification and testability of burst-mode asynchronous machines, CAV'91 181?191. Springer?Verlag, 1991.

H. Garavel, Compilation of LOTOS Abstract Data Types, Proceedings of the 2 nd International Conference on Formal Description Techniques FORTE'89, pp.147-162, 1989.

H. Garavelgar98 and ]. H. Garavel, Binary Coded Graphs Defenition of the BCG Format (version 1.0) " . Rapport interne, INRIA Rhône-Alpes, Grenoble OPEN/CAESAR : An Open Software Architecture for Verification, Simulation, and Testing, Proceedings of 1st International Conference on Tools and Algorithms for the Construction and Analysis of Systems TACAS'98, 1994.

H. Garavel, M. Jorgensen, R. Mateescu, C. Pecheur, M. Sighireanu et al., CADP'97 : Status, Applications and Perspectives, Proceedings of the 2 nd COST 247 International Workshop on Applied Formal Methods in System Design, 1997.

R. L. Graham, D. E. Knuth, O. J. Patashnikgla90-]-r, ]. S. Van-glabbeekglo93, C. Graf et al., Binomial Coefficients The Linear Time ? Branching Time Spectrum A Tool for Symbolic Program Verification and Abstraction In, Ch. 5 in Concrete Mathematics : A Foundation for Computer Science, 2 nd ed. Reading CS R9029, Centrum voor Wiskunde en Informatica, pp.153-242, 1990.

R. J. Van-glabbeek and W. P. Weijland, Branching time and abstraction in bisimulation semantics, CS R8911, Centrum voor Wiskunde en Informatica proc. IFIP 11th World Computer Congress, 1989.
DOI : 10.1145/233551.233556

P. Godefroid and P. Wolper, A Partial Approach to Model Checking, Information and Computation, vol.110, issue.2, pp.305-326, 1994.
DOI : 10.1006/inco.1994.1035

S. Hauck, Asynchronous design methodologies: an overview, Proceedings of the IEEE, vol.83, issue.1, pp.69-93, 1995.
DOI : 10.1109/5.362752

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

]. C. Hoa78, . J. Hoarehol97-]-g, . Holzmannhor01-]-s, and . Höreth, Communicating Sequential Processes The model checker SPIN A Word-level Graph Manipulation Package " . Software Tools for Technology Transfers, Holzmann and A. Puri. A minimized automaton representation of Etats atteignables . Software Tools for Technology Transfer, pp.666-677279, 1978.

J. He, K. J. Turnerhuf54, and D. A. Huffman, The Synthesis of Sequential Switching Circuits IEEE Standard VHDL Language Reference Manual IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis LOTOS : A Formal Description Technique Based on the Temporal Ordering of Observational Behaviour ESTELLE : A Formal Description Technique Based on an Extended State Transition Model, Proc. Formal Methods for Distributed System Development IEEE 1364 Verilog Language Reference Manual International Standard 9074, International Organization for standardization. Information Processing Systems. Open Systems Interconnection, pp.267-283, 1954.

B. Mark, D. P. Josephs, and . Furey, Asynchronous design using the DISP programming language and the tools di2pn and petrify " . Second AciD-WG Workshop of the European Commission's Fifth Framework Programme, 2002.

L. Kleeman and A. Cantoni, Metastable Behavior in Digital Systems, IEEE Design & Test of Computers, vol.4, issue.6, pp.4-19, 1987.
DOI : 10.1109/MDT.1987.295189

A. Kondratyev, J. Cortadella, and M. Kishinevsky, Checking signal transition graph implementability by symbolic BDD traversal, Proceedings the European Design and Test Conference. ED&TC 1995, pp.325-332, 1995.
DOI : 10.1109/EDTC.1995.470376

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=

M. A. Kishinevsky, A. K. Kondratyev, A. R. Taubin, and V. I. Varshavsky, Concurrent Hardware, The Theory and Practice of Self-Timed Design, Wiley Series in Parallel Computing, 1994.

A. [. Kishinevsky, A. R. Kondratyev, V. I. Taubin, and . Varshavsky, Concurrent Hardware, The Theory and Practice of Self-Timed Design, Wiley Series in Parallel Computing, 1994.

J. Kessels and P. Marston, Designing asynchronous standby circuits for a lowpower pager, Proceedings of the IEEE Proceedings of the IEEE, pp.257-267257, 1999.

W. Kelly, V. Maslov, W. Pugh, E. Rosser, T. Shpeisman et al., The Omega Library interface guide " . Rapport No. UMIACS-TR-95-41, Theoretical Computer Science, pp.333-354, 1983.

Y. Kukimotolam77, ]. L. Lamportlam80-]-l, and . Lamport, The VIS Group Proving the correctness of multiprocess programms Sometime is Sometimes Not Never " . On the Temporal Logic of Programs, Proceedings of the 7th Annual ACM Symposium on Principles of Programming Languages POPL '80, pp.125-143, 1977.

[. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev, Asynchronous design using commercial HDL synthesis tools, Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586), pp.114-125, 2000.
DOI : 10.1109/ASYNC.2000.836983

J. Madre, Un Outil de Vérification Formelle de Circuits Digitaux, 1990.

A. J. Martinmar90-]-a and . Martin, Compiling communicating processes into delay-insensitive VLSI circuits Programming in VLSI : from communicating processes to delayinsensitive circuits, Distributed Computing Developments in Concurrency and Communication, UT Year of Programming Series, pp.226-234, 1986.

A. J. Martinmar93-]-a and . Martin, The limitations to delay-insensitivity in asynchronous circuits Synthesis of Asynchronous VLSI Circuits, Proceedings of the sixth MIT conference on Advanced research in VLSI, pp.263-278, 1990.

R. Mateescu and D. , On-the-Fly Verification using CADP Compiling occam into silicon, Proceedings of the 8th International Workshop on Formal Methods for Industrial Critical Systems, FMICS2003 (Trondheim Developments in Concurrency and Commu-nication, CAR Hoare, pp.87-129, 1990.

D. E. Muller and W. S. Bartky, A theory of asynchronous circuits, Proceedings of an International Symposium on the Theory of Switching, Part I, pp.204-243, 1959.

A. J. Martin, S. M. Burns, T. K. Lee, D. Borkovic, and P. J. Hazewindus, The Design of an Asynchronous Microprocessor, Advanced Research in VLSI : Proceedings of the Decennial Caltech Conference in VLSI, Charles L, pp.351-373, 1989.

T. H. Meng, R. W. Brodersen, D. G. Mcaulley, and A. J. , Automatic synthesis of asynchronous circuits from high-level specifications, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.8, issue.11, pp.1185-1205, 1989.
DOI : 10.1109/43.41504

L. Kenneh and . Mcmillan, Using unfolding to avoid the state explosion problem in the verification of asynchronous circuits, GG. V. Proc. International Workshop on computer Aided verification, pp.164-177, 1992.

H. George and . Mealy, A method for synthesizing sequential circuits, Bell System Technical Journal, vol.34, issue.5, pp.1045-1079, 1955.

H. Teresa and . Meng, Synchronization Design for Digital Systems, 1991.

C. E. Molnar, T. P. Fang, and F. U. Rosenberg, Synthesis of delay-insensitive modules, Chapel Hill conference on VLSI, computer science press, pp.67-85, 1985.

R. Mateescu, H. E. Garavelmil65-]-r, . Millermil80-]-r, and . Milner, XTL: A Meta-Language and Tool for Temporal Logic Model-Checking Sequential Circuits and Machines A Calculus of Communicating Systems, Proceedings of the International Workshop on Software Tools for Technology Transfer STTT'98, 1965.

A. Martin, A. Lines, R. Manohar, M. Nystroem, P. Penzes et al., The design of an asynchronous MIPS R3000 microprocessor, Proceedings Seventeenth Conference on Advanced Research in VLSI, pp.164-181, 1997.
DOI : 10.1109/ARVLSI.1997.634853

R. Manohar, T. Lee, and A. J. Martin, Projection: a synthesis technique for concurrent systems, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1999.
DOI : 10.1109/ASYNC.1999.761528

R. Manohar, T. Lee, and A. J. Martin, Projection: a synthesis technique for concurrent systems, Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1999.
DOI : 10.1109/ASYNC.1999.761528

C. Myers and T. Meng, Synthesis of Timed Asynchronous Circuits, Proc. International Conf. Computer Design (ICCD) Méthodes de Vérification de Spécifications Comportementales : étude et mise enoeuvre " . L'Université de Joseph Fourier-GrenobleI, pp.279-282, 1992.

Z. Manna and A. Pnueli, The Temporal Logic of Reactive and Concurrent Systems " , volume I : Specification, 1992.

]. R. Msi00, M. Mateescu, S. M. Sighireanu-nowick, and D. L. Dill, Efficient On-the-Fly Model-Checking for Regular Alternation-Free µ-Calculus Exact two level minimization of hazard-free logic with multiple input changes, Proceedings of the 5th International Workshop on Formal Methods for Industrial Critical Systems FMICS'2000, pp.986-997, 1995.

R. Negulescu, Process Spaces and Formal Verification of Asynchronous Circuits, 1998.

]. S. Now93 and . Nowick, Automatic Synthesis of Burst-Mode Asynchronous Controllers, 1993.

R. , D. Nicola, F. W. Vaandragerpar81, and D. Park, Action versus State based Logics for Transition Systems, Proceedings Ecole de Printemps on Semantics of Concurrency Concurrency and Automata on Infinite Sequences, pp.407-419, 1962.

G. Pace, F. Lang, R. Mateescupnu85, and ]. Pnueli, Calculating Tau-Confluence Compositionally, Proceedings of the 15th Computer-Aided Verification conference CAV'2003 Transition from Global to Modular Temporal Reasoning about Programs Logics and Models for concurrent Systems, 1985.
DOI : 10.1007/978-3-540-45069-6_41

URL : https://hal.archives-ouvertes.fr/inria-00071661

W. Pugh, The Omega test: a fast and practical integer programming algorithm for dependence analysis, Proceedings of the 1991 ACM/IEEE conference on Supercomputing , Supercomputing '91, pp.102-114, 1992.
DOI : 10.1145/125826.125848

R. K. Ranjan, A. Aziz, R. K. Brayton, B. F. Plessier, C. Pixley et al., Efficient BDD algorithms for FSM synthesis and verification Verification of Asynchronous Circuits by BDD-based Model Checking of Petri Nets, 1995.

M. Renaudin, Asynchronous circuits and systems : a promising design alternative, MIGAS 2000 " , special issue Microelectronics-Engineering Journal Spécification de Bibliothèques pour la Synthèse de Circuits Asynchrones, pp.133-149, 2000.
DOI : 10.1016/S0167-9317(00)80065-9

URL : https://hal.archives-ouvertes.fr/hal-00011193

O. Roig and . Mansill, Formal Verification and Testing of Asynchronous Circuits, 1997.

M. Renaudin, P. Vivet, and G. Ph, ASPRO : a toy demo, 4th AciD Workshop, pp.31-32, 2000.
URL : https://hal.archives-ouvertes.fr/hal-01381240

M. Renaudin, P. Vivet, and F. Robin, ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor, Proceedings Fourth International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp.22-31, 1998.
DOI : 10.1109/ASYNC.1998.666491

URL : https://hal.archives-ouvertes.fr/hal-00011217

M. Renaudin, P. Vivet, F. Robin, A. V. Rosenblum, and . Yakovlev, A Design Frame Work for Asynchronous/ Synchronous Circuit Based on CHP to HDL Transaction Signal graphs : from self-timed to timed ones, International Symposium on Advanced Research in Asynchronous Circuits and Systems-ASYNC'98 Proc. Of the Int. Workshop on Timed Petri Nets, pp.199-207, 1985.

]. S. Sbr03, J. A. Silver, and . Brzozowski, True Concurrency in Models of Asynchronous Circuit Behavior, In International Journal of Formal Methods in System Design, vol.22, issue.3, pp.183-203, 2003.

L. Charles, . M. Seitzssl92-]-e, K. J. Sentovich, L. Singh, C. Lavagno et al., Asynchronous machines exhibiting concurrency SIS : A System for Sequential Circuit Synthesis, Propositional Dynamic Logic of Looping and Converse " . Information and Control Compositional Verification using CADP of the ScalAgent Deployment Protocol for Software Components " . Proceedings of the 6th IFIP International Conference on Formal Methods for Open Object-based Distributed Systems FMOODS'2003, pp.121-141, 1970.

S. H. Unger and . Wiley-interscience, Asynchronous sequential switching circuits Self-Timed Control of Concurrent Processes : The Design of Aperiodic Logical Circuits in Computers and Discrete Systems, 1969.

]. R. Wbe00, J. Wollowski, D. L. Beister-yun, and . Dill, Comprehensive Causal Specification of Asynchronous Controller and Arbiter Behaviour Hardware Design and Petri Nets Automatic synthesis of 3D asynchronous state machines LOTOS-based Verification of Asynchronous Circuits, Proc. International Conf. Computer-Aided Design (ICCAD), pp.3-32, 1992.

H. Zheng, Specification and compilation of timed systems, 1998.

E. [. Zheng, C. Mercer, and . Myers, Modular verification of timed circuits using automatic abstraction, IEEE Transactions on CAD, pp.1138-1153, 2003.
DOI : 10.1109/TCAD.2003.816214