, Conversion Analogique-Numérique Asynchrone Faible Consommation, Journées Nationales du Réseau des Doctorants en Microélectronique (JNRDM'02), pp.23-25, 2002.
, Low-Power Asynchronous A/D Conversion, Proceedings of the 12 th International Workshop on Power and Timing, Modeling, Optimization and Simulation (PAT- MOS'02), pp.11-13, 2002.
DOI : 10.1007/3-540-45716-X_9
URL : https://hal.archives-ouvertes.fr/hal-00009604
, A New Class of Asynchronous Analog-to-Digital Converters, Proceedings of the 3 rd ACiD Workshop, pp.27-28, 2003.
URL : https://hal.archives-ouvertes.fr/tel-00004027
, A new class of asynchronous A/D converters based on time quantization, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings., pp.12-16, 2003.
DOI : 10.1109/ASYNC.2003.1199179
URL : https://hal.archives-ouvertes.fr/hal-00009583
, Asynchronous ADCs : Design Methodology and Case Study, Proceedings of the 8 th International Workshop on ADC Modelling and Testing (IWADC'03), pp.8-10, 2003.
URL : https://hal.archives-ouvertes.fr/hal-01391655
, Convertisseur Analogique-Numérique Faible Consommation : Conception Asynchrone et Echantillonnage Irrégulier, ème Colloque sur le Traitement Analogique de l'Information, du Signal et ses Applications (TAISA'03), pp.25-26, 2003.
, A 5mW, 100kHz Bandwidth, Current-Mode Continuous-Time Sima-Delta Modulator with 84dB Dynamic Range, Proceedings of the ESSCIRC, pp.24-26, 2002.
, A new contactless smart card IC using an on-chip antenna and an asynchronous microcontroller, IEEE Journal of Solid-State Circuits, vol.36, issue.7, pp.1101-1107, 2001.
DOI : 10.1109/4.933467
URL : https://hal.archives-ouvertes.fr/hal-00009607
, Boucle Analogique Numérique Verrouillée sur l'Amplitude, Institut National des Sciences Appliquées, 2002.
, Irregular sampling and local quantification scheme A-D converter, Electronics Letters, vol.39, issue.3, pp.263-264, 2003.
DOI : 10.1049/el:20030237
, Improved Design Methodology for High Speed High Accruracy Current Steering D/A Converter, Proceedings of the Design, Automation and Test in Europe (DATE) Conference, pp.3-7, 2003.
DOI : 10.1109/date.2003.1253679
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.74.9220
, An MSB-First Monotonic Switched Capacitor Serial DAC, Proceedings of the Midwest Symp. on Circuits and Syst, 2002.
, An 8-b, 1-Gsample/s Folding-Interpolating Analog-to Digital Converter, Proceedings of the ESSCIRC, 2000.
, Optimisation et Synthèse de Fonctions de Traitement du Signal Mixte pour une Chaine de Réception à Base de Sigma-Delta
, Application à la Radiodiffusion Numérique, Thèse de Doctorat, 1997.
, On the Question of Riesz Bases of Exponential Functions in L², Vestnik Leningrad Univ. Math, vol.7, pp.5-12, 1979.
, A 12-bit Intrinsic Accuracy High Speed CMOS DAC, IEEE Journal of Solid-State Circuits, vol.33, issue.12, pp.1959-1969, 1998.
, Irregular Sampling and Frames, in Wavelets: a Tutorial in Theory and Applications, pp.445-508, 1992.
, Error-Free Recovery of Signals from Irregularly Spaced Samples, SIAM Review, vol.8, issue.3, pp.328-335, 1966.
DOI : 10.1137/1008065
, Level-crossing problems for random processes, IEEE Transactions on Information Theory, vol.19, issue.3, pp.295-315, 1973.
DOI : 10.1109/TIT.1973.1055016
, An 8-bit 13- Msample/s Digital-Background-Calibrated Algorithmic ADC, Proceedings of the ESSCIRC, pp.19-21, 2000.
, A 13,5mW, 185MSample/s Sigma-Delta Modulator for UMTS/GSM Dual Standard IF Reception, Proceedings of the ISSCC, pp.5-7, 2001.
, Built-in current sensor for IDDQ testing in deep submicron CMOS, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146), 1999.
DOI : 10.1109/VTEST.1999.766657
URL : https://hal.archives-ouvertes.fr/hal-00005845
, A 1,5V 1mA 80dB Passive Sigma-Delta ADC in 0,13um Digital CMOS Process, Proceedings of the ISSCC, pp.9-13, 2003.
, A 14-b 20-Msamples/s CMOS pipelined ADC, IEEE Journal of Solid-State Circuits, vol.36, issue.6, pp.997-1001, 2001.
DOI : 10.1109/4.924862
, The Use of Null Convention Logic in Enhanced Performance Interpolating Digital-to-Analog Converters, Theseus Logic
, An 8-b 100-MSample/s CMOS pipelined folding ADC, IEEE Journal of Solid-State Circuits, vol.36, issue.2, pp.184-194, 2001.
DOI : 10.1109/4.902759
, A Digitally Self-Calibrating 14-bit 10-MHz CMOS Pipelined A/D Converter, IEEE Journal of Solid-State Circuit, vol.37, issue.6, pp.674-683, 2002.
, A current mode multistable memory using asynchronous successive approximation A/D converters, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357), 1999.
DOI : 10.1109/ICECS.1999.812335
, Digital Alias Free Signal ProcessingError Measures for Resampled Irregular Data, IEEE Trans. Instrumentation and Measurement, vol.49, issue.2, pp.216-222, 2000.
, A mismatch-insensitive high-accuracy high-speed continuous-time current comparator in low voltage CMOS, 1997 2nd IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design, 1997.
DOI : 10.1109/AMICD.1997.637202
, Eléments de Théorie du Signal: les Signaux Déterministes, Ellipses, 1991.
, A 1,2V Dual-Mode WCDMA/GPRS Sigma- Delta ModulatorConception de Générateurs de Tests pour l'Autocontrôle de Circuits Analogiques et Mixtes, Proceedings of the ISSCC, 2002.
, A "digital" 6-bit ADC in 0.25-??m CMOS, IEEE Journal of Solid-State Circuits, vol.37, issue.3, pp.432-437, 2002.
DOI : 10.1109/4.987096
, A class of nonharmonic Fourier series, Transactions of the American Mathematical Society, vol.72, issue.2, pp.341-366, 1952.
DOI : 10.1090/S0002-9947-1952-0047179-6
, Filterbank reconstruction of bandlimited signals from nonuniform and generalized samples, IEEE Transactions on Signal Processing, vol.48, issue.10, pp.2864-2875, 2000.
DOI : 10.1109/78.869037
, Dynamic Voltage Scheduling for Real Time Asynchronous Systems, Proceedings of the 12th International Workshop on Power and Timing, Modeling, Optimization and Simulation (PATMOS), pp.11-13, 2002.
, NULL Convention Logic, Theseus Logic Inc., www.theseus.com, 1997.
, Theory and practice of irregular sampling, Wavelets: Mathematics and Applications, pp.305-363, 1994.
, Traitement des Signaux à Echantillonnage Irrégulier Application au Suivi Temporel de Paramètres Cardiaques, Thèse de Doctorat , Institut National Polytechnique de Lorraine, 1999.
, Systèmes de Télécommunications -Bases de Transmissions, 1983.
, A 12-Bit Power Efficient Continuous-Time Sigma-Delta Modulator with 250uW Power Consumption, Proceedings of the ESSCIRC, pp.18-20, 2001.
, Analog-to-Digital Converter System, IBM Technical Disclosure Bulletin, vol.9, issue.7, p.763, 1965.
, A 1,8V CMOS DAC Cell with Ultra High Gain Op-Amp in 0,043mm², Proceedings of the IEEE Int. Symp. Circuits Syst. (ISCAS), 2001.
, A Low-Power Reconfigurable Analog-to-Digital Converter, Proceedings of the ISSCC, pp.5-7, 2001.
, Conception de Circuits Logiques, 2001.
, Asynchronous design methodologies: an overview, Proceedings of the IEEE, pp.66-93, 1995.
DOI : 10.1109/5.362752
, Five Short Stories about the Cardinal Series, Bull. Amer. Math. Soc, vol.12, pp.45-89, 1985.
, A new family of highly linear CMOS transconductors based on the current tail differential pair, Microelectronics Journal, vol.30, issue.8, pp.753-767, 1998.
DOI : 10.1016/S0026-2692(98)00165-7
, A new family of highly linear CMOS transconductors based on the current tail differential pair, Microelectronics Journal, vol.30, issue.8, pp.753-767, 1999.
DOI : 10.1016/S0026-2692(98)00165-7
, Novel CMOS wide-linear-range transconductance amplifier, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.47, issue.8, pp.1248-1253, 2000.
DOI : 10.1109/81.873880
, A 10b 120MSample/s Time-Interleaved Analog-to-Digital Converter with Digital Background Calibration, Proceedings of the ISSCC, pp.4-6
, The Shannon Sampling Theorem -Its Various Extensions and Applications: A Tutorial Review, Proceedings of the IEEE, pp.1565-1596, 1977.
, Integrated Converters, D to A and A to D Architectures , Analysis and Simulations, 2001.
, A 1,8V 14b Sigma-Delta A/D Converter with 4Msamples/s Conversion, Proceedings of the ISSCC, pp.4-6, 2002.
, Analog Integrated Circuit Design, 1996.
, The Exact Value of the Paley-Wiener Constant, Soviet. Math. Dokl, vol.20, pp.559-561, 1964.
, A Versatile 1.75mW CMOS Continuous-Time Delta-Sigma ADC with 75dB Dynamic Range for Wireless Applications, Proceedings of the ESSCIRC, pp.24-26
, A multichannel pipeline analog-to-digital converter for an integrated 3-d ultrasound imaging system, Proceedings of the ESSCIRC, pp.24-26, 2002.
DOI : 10.1109/JSSC.2003.813294
, A 1-V, 10-MHz Clock-Rate, 13- Bit CMOS Sigma-Delta Modulator Using Unity-Gain-Reset Opamp, Proceedings of the ESSCIRC, 2001.
, An 8-bit CMOS 3.3V 65MHz Digital-to- Analog Converter with a Symmetric Two-Stage Current Cell Matrix Architecture, IEEE Trans. Circ. Syst. II: Analog and Digital Signal Processing, vol.45, issue.12, pp.1605-1609, 1998.
, An 11b 70MHz 1.2mm² 49mW 0.18um CMOS ADC with On-Chip Current/Voltage References, Proceedings of the ESSCIRC, pp.24-26, 2002.
, Low power, low noise micropipelined flash A???D converter, IEE Proc. Circuits Devices Syst, pp.263-267, 1999.
DOI : 10.1049/ip-cds:19990544
, Synchronous and asynchronous A-D conversion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.8, issue.2, pp.217-220, 2000.
DOI : 10.1109/92.831441
, CMOS Current Amplifiers: Speed versus Nonlinearity, 2000.
, A 3.2-mA 6-bit pipelined A/D converter for Bluetooth RF transceiver, Proceedings of the ESSCIRC, pp.18-20, 2001.
, Integration of Mixed Signals Elements into a High Performance Digital CMOS Process, Intel Technology Journal, vol.6, issue.2, p.16, 2002.
, A 30mW 12b 21MSample/s Pipelined CMOS ADC, Proceedings of the ISSCC, pp.4-6, 2002.
, Sampling, Data Transmission, and the Nyquist Rate, IEEE Proc, vol.55, pp.1701-1706, 1967.
, Winner- Take-All Networks of O(n) Complexity, Advances in Neural Information Processing System, pp.703-711, 1989.
, Improved cross-coupled quad transconductor cell, Microelectronics Journal, vol.31, issue.2, 2000.
DOI : 10.1016/S0026-2692(99)00082-8
, A 10-b, 500MSample/s CMOS DAC in 0,6mm², IEEE Journal of Solid-State Circuits, vol.33, issue.12, pp.1948-1958, 1998.
, A New Successive Approximation Architecture for Low-Power Low-Cost CMOS A/D Converter, IEEE Journal of Solid- State Circuit, vol.38, issue.1, pp.54-62, 2003.
, Robust high-accuracy high-speed continuous-time CMOS current comparator, Electronics Letters, vol.33, issue.25, pp.2082-2084, 1997.
DOI : 10.1049/el:19971332
, Detection of Subthreshold Oscillations in a Sinusoid-Crossing Sampling, Physical review E, vol.57, issue.3, pp.3579-3588, 1998.
, A 12b 80MSps Pipelined ADC Core with 190mW Consumption from 3V in 0.18um Digital CMOS, Proceedings of the ESSCIRC, pp.24-26, 2002.
, Analog to Digital Conversion : Technical Aspects, Annales des Télécommunications , Radio Logicielle: 1. L'Evolution Technique, pp.5-6, 2002.
, A 10-bit transfer-charge Amplifier-based A/D converter with 400-uW/MSPs dynamic power dissipation, Proceedings of the ESSCIRC, pp.24-26, 2002.
, A Nonuniform Sampling Approach to Data Compression, IEEE Transactions on Communications, vol.29, issue.1, pp.24-32, 1981.
DOI : 10.1109/TCOM.1981.1094872
, Synthesis of Asynchronous VLSI Circuits, 1993.
, Irregularly Sampled Signals : Theories and Techniques for Analysis, 1998.
, An iterative method to compensate for the interpolation distortion, IEEE Transactions on Acoustics, Speech, and Signal Processing, vol.37, issue.10, pp.1617-1621, 1989.
DOI : 10.1109/29.35407
, Reconstruction of Irregularly Sampled Discrete-Time Bandlimited Signals with Unknown Sampling Locations, IEEE Transactions on Signal Processing, vol.48, issue.12, pp.3462-3471, 2000.
, A 500-MSample/s, 6-bit Nyquist-rate ADC for disk-drive read-channel applications, IEEE Journal of Solid-State Circuits, vol.34, issue.7, pp.912-920, 1999.
DOI : 10.1109/4.772405
, A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC, IEEE Journal of Solid-State Circuits, vol.35, issue.3, pp.318-325, 2000.
DOI : 10.1109/4.826813
, A 69mW 10b 80MS/s Pipelined CMOS ADC, Proceedings of the ISSCC, pp.9-13, 2003.
, An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration, IEEE Journal of Solid-State Circuits, vol.36, issue.10, pp.1489-1497, 2001.
DOI : 10.1109/4.953477
, A 16mW 30MSample/s 10b Pipelined A/D Converter Using a Peudo-Differential Architecture, Proceedings of the ISSCC, pp.4-6, 2002.
, A 10-b 30-MS/s low-power pipelined CMOS A/D converter using a pseudodifferential architecture, IEEE Journal of Solid-State Circuits, vol.38, issue.2, pp.369-373, 2003.
DOI : 10.1109/JSSC.2002.807400
, A Switched Capacitor DAC with Analog Mismatch Correction, Proceedings of the IEEE Int. Symp. Circuits Syst. (ISCAS), 2000.
, A 14-bit 100-Msample/s subranging ADC, IEEE Journal of Solid-State Circuits, vol.35, issue.12, pp.1791-1798, 2000.
DOI : 10.1109/4.890292
, 14-bit 2.2-MS/s Sigma-Delta ADC's, IEEE Journal of Solid-State Circuit, vol.35, issue.7, pp.968-976, 2000.
, A 1-V, 8-bit successive approximation ADC in standard CMOS process, IEEE Journal of Solid-State Circuits, vol.35, issue.4, pp.642-646, 2000.
DOI : 10.1109/4.839925
, A 12b 75MS/s Pipelined ADC Using Open-Loop Residue Amplification, Proceedings of the ISSCC, pp.9-13, 2003.
, Design of linear CMOS transconductance elements, IEEE Transactions on Circuits and Systems, vol.31, issue.10, pp.891-894, 1984.
DOI : 10.1109/TCS.1984.1085428
, A 5mW Sigma Delta Modulator with 84dB Dynamic Range for GSM, Proceedings of the ISSCC, pp.5-7, 2001.
, Signals and Systems, 1995.
, A pipeline A/D converter architecture with low DNL, IEEE Journal of Solid-State Circuits, vol.35, issue.2, pp.281-285, 2000.
DOI : 10.1109/4.823454
, Fourier Transforms in the Complex Domain, 1934.
, A 3.3-V 12-b 50-MS/s A/D converter in 0.6-/spl mu/m CMOS with over 80-dB SFDR, IEEE Journal of Solid-State Circuits, vol.35, issue.12, pp.1769-1780, 2000.
DOI : 10.1109/4.890290
URL : https://hal.archives-ouvertes.fr/hal-00792994
, A Current Shaping Methodology for Low EMI Asynchronous Circuits, Proceedings of the EMC Compo. Workshop, pp.14-15, 2002.
URL : https://hal.archives-ouvertes.fr/hal-00517781
, A10b 100MSample/s CMOS PIpelined ADC with 1,8V Power Supply, Proceedings of the ISSCC, pp.5-7, 2001.
, Matching properties of MOS transistors, IEEE Journal of Solid-State Circuits, vol.24, issue.5, pp.1433-1440, 1989.
DOI : 10.1109/JSSC.1989.572629
, A 4GSample/s 8b ADC in 0,35um CMOS, Proceedings of the ISSCC, pp.4-6, 2002.
, A 20GS/s ADC with a 1MB Memory in 0,18um CMOS, Proceedings of the ISSCC, pp.9-13, 2003.
, 12-bit low-power fully differential switched capacitor noncalibrating successive approximation ADC with 1 MS/s, IEEE Journal of Solid-State Circuits, vol.36, issue.7, pp.1138-1143, 2001.
DOI : 10.1109/4.933473
, Principles of Data Conversion System Design, 1995.
DOI : 10.1109/9780470545638
, A 33mW 14b 2,5MSample/s Sigma Delta A/D Converter in 0,25um Digital MOS, Proceedings of the ISSCC, pp.4-6, 2002.
, Spécification de Bibliothèques pour la Synthèse de Circuits Asynchrones, Thèse de Doctorat, 2002.
, High resolution CMOS current comparators: design and applications to current-mode function generation, Special Issue on Current-Mode Circuits, pp.149-165, 1995.
DOI : 10.1007/BF01239169
, Capacitor mismatch compensation for the quasi-passive-switched-capacitor DAC, IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, vol.45, issue.1, pp.68-71, 1998.
DOI : 10.1109/81.660758
, A 13.5-b 1.2-V micropower extended counting A/D converter, IEEE Journal of Solid-State Circuits, vol.36, issue.2, pp.176-183, 2001.
DOI : 10.1109/4.902758
, Q-modules: internally clocked delay-insensitive modules, IEEE Transactions on Computers, vol.37, issue.9, pp.1005-1018, 1988.
DOI : 10.1109/12.2252
, A Dual-Mode 80MHz Sigma-Delta Modulator for a GSM/WCDMA IF-Receiver, Proceedings of the ISSCC, pp.4-6, 2002.
, CMOS transconductance amplifiers, architectures and active filters: a tutorial, IEE Proc. Circuits Devices Syst, 2000.
DOI : 10.1049/ip-cds:20000055
, A 0.5V, 1uV Successive Approximation ADC, Proceedings of the ESSCIRC, pp.24-26, 2002.
, A level-crossing sampling scheme for A/D conversion, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.43, issue.4, pp.335-339, 1996.
DOI : 10.1109/82.488288
, An Ultra-Low Power ADC for Distributed Sensor Networks, 2002.
, An Ultra-Low Power ADC for Distributed Sensor Networks, Proceedings of the ESSCIRC, pp.24-26, 2002.
, A high-precision current-mode WTA-MAX circuit with multichip capability, IEEE Journal of Solid-State Circuits, vol.33, issue.2, 1998.
DOI : 10.1109/4.658631
, CMOS Winner-Take-All Circuits: A Detail Comparison, Proceedings of the ISCAS'97, 1997.
, Optimizing CMOS implementations of the C-element, Proceedings International Conference on Computer Design VLSI in Computers and Processors, 1997.
DOI : 10.1109/ICCD.1997.628941
, Alias Free Sampling of Random Noise, Journal Appl. Math, vol.8, issue.1, pp.225-236, 1960.
, Design and Power Optimization of High-Speed Pipeline ADC for Wideband CDMA Application, KLUWER Analog Integrated Circuits and Signal Processing, vol.26, pp.229-238, 2001.
, Une Rétine Bio-inspirée Analogique pour un Capteur de Vision Intelligent Adaptatif, Thèse de Doctorat, 1999.
, A 1-V 6-b 50-MSamples/s current-interpolating CMOS ADC, IEEE Journal of Solid-State Circuits, vol.35, issue.4, pp.647-651, 2000.
DOI : 10.1109/4.839926
, A Low-Power 16-channel AD Converter and Digital Processor ASIC, Proceedings of the ESSCIRC, pp.24-26, 2002.
, A 10-bit 200-MS/s CMOS parallel pipeline A/D converter, IEEE Journal of Solid-State Circuits, vol.36, issue.7, pp.1048-1055, 2001.
DOI : 10.1109/4.933460
, Micropipelines, Communications of the ACM, vol.32, issue.6, pp.720-738, 1989.
DOI : 10.1145/63526.63532
, A Dual Channel Sigma-Delta ADC with 40MHz Aggregate Signal Bandwidth, Proceedings of the ISSCC, pp.9-13, 2003.
, A 100-MS/s 8-b CMOS subranging ADC with sustained parametric performance from 3.8 V down to 2.2 V, IEEE Journal of Solid-State Circuits, vol.36, issue.3, pp.331-338, 2001.
DOI : 10.1109/4.910471
, Dynamic-range enhancement of an optimized 1-bit A/D converter, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.49, issue.1, pp.42-47, 2002.
DOI : 10.1109/82.996057
, A 15-b pipelined CMOS floating-point A/D converter, IEEE Journal of Solid-State Circuits, vol.36, issue.2, pp.299-303, 2001.
DOI : 10.1109/4.902771
, A CMOS 6-b, 400-MSample/s ADC with error correction, IEEE Journal of Solid-State Circuits, vol.33, issue.12, pp.1939-1947, 1998.
DOI : 10.1109/4.735534
, A Double Sampling 8-bit, 50 MS/s, 32 mW Pipeline Converter with +6dB Overdrive Headroom, Analog Integrated Circuits and Signal Processing, vol.30, issue.1, pp.7-14, 2002.
DOI : 10.1023/A:1012492502469
, A Fourth Order Sigma- Delta Modulator Using Second-Order Bandpass Noise-Shaping Dynamic Element Matching, Proceedings of the ESSCIRC, pp.18-20
, A 1.8V, 6-bit, 1.3-GHz CMOS Flash ADC in 0.25 m CMOS, Proceedings of the ESSCIRC, pp.24-26, 2002.
URL : https://hal.archives-ouvertes.fr/in2p3-01144635
, Design techniques and implementation of an 8-bit 200-MS/s interpolating/averaging CMOS A/D converter, IEEE Journal of Solid-State Circuits, vol.38, issue.3, pp.483-493, 2003.
DOI : 10.1109/JSSC.2002.808306
, A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter, IEEE Journal of Solid-State Circuits, vol.36, issue.3, pp.315-324, 2001.
DOI : 10.1109/4.910469
, The Impact of Statistical Design on the Area of High Performance CMOS Current-Steering D/A Converters, KLUWER Analog Integrated Circuits and Signal Processing, vol.28, pp.141-148, 2001.
, A 14-bit intrinsic accuracy Q/sup 2/ random walk CMOS DAC, IEEE Journal of Solid-State Circuits, vol.34, issue.12, pp.1708-1718, 1999.
DOI : 10.1109/4.808896
, A 3,3mW Sigma-Delta Modulator for UMTS in 0,18um CMOS with 70dB Dynamic Range in 2MHz Bandwidth, Proceedings of the ISSCC, pp.4-6, 2002.
, A Tri-Mode Continous-Time Sigma-delta Modulator with Switched-Capacitor Feedback DAC for a, Proceedings of the ISSCC, pp.9-13, 2003.
, Systematic design of high-accuracy current-steering D/A converter macrocells for integrated VLSI systems, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol.48, issue.3, 2001.
DOI : 10.1109/82.924073
, Perfect reconstruction formulas and bounds on aliasing error in sub-Nyquist nonuniform sampling of multiband signals, IEEE Transactions on Information Theory, vol.46, issue.6, pp.2173-2183, 2000.
DOI : 10.1109/18.868487
, A 14mW 10-bit 20- Msample/s ADC in 0.18 um CMOS with 61MHz-input, Proceedings of the ESSCIRC, pp.24-26, 2002.
, Analog-to-digital converter survey and analysis, IEEE Journal on Selected Areas in Communications, vol.17, issue.4, pp.539-550, 1999.
DOI : 10.1109/49.761034
, 1-V 9-bit pipelined switched-opamp ADC, IEEE Journal of Solid-State Circuits, vol.36, issue.1, pp.129-134, 2001.
DOI : 10.1109/4.896237
, An 8-Bit 150-MHz CMOS A/D Converter, IEEE Journal of Solid-State Circuit, vol.35, issue.3, pp.308-317, 2000.
, Smart Dust: communicating with a cubic-millimeter computer, Computer, vol.34, issue.1, pp.44-51, 2001.
DOI : 10.1109/2.895117
, Recovery of Band-limited Signals from Unequally Spaced Samples, IEEE Trans. Communications, vol.26, pp.135-137, 1978.
, Randomised Sampling for Radio Design, 2000.
, Low Voltage Analog Circuit Design Techniques : a Tutorial, IEICE Trans. Analog Integrated Circuits and Systems, issue.2, pp.1-17, 2000.
, A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input, IEEE Journal of Solid-State Circuits, vol.36, issue.12, pp.1931-1936, 2001.
DOI : 10.1109/4.972143
, On Some Stability and Interpolatory Properties on Nonuniform Sampling Expansions, IEEE Trans. Circuit Theory, vol.14, pp.404-408, 1967.
, A 10b 150MS/s 123mW 0,18um CMOS Pipelined ADC, Proceedings of the ISSCC, pp.9-13
, High Performance Asynchronous Pipeline, Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC'96), pp.17-28, 1996.
, Capacitor mismatch error cancellation technique for a successive approximation A/D converter, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349), 1999.
DOI : 10.1109/ISCAS.1999.780725