.. Cha??nagecha??nage-des-piles-d-'undoblocks, 90 4.10 Automates avec et sans partage du programme Esterel 4, 97 4.12 Structures des pools de notre gestionnaire de tas . . . . . . . . . . . . . . . 99 162 LISTE DES FIGURES

C. , .. Etats-du-système-intégral, and .. , 133 6.7 FWS : Vérification des propriétés P1àP1à P7 133 6.8 FWS : Vérification de la propriété 133 6.9 FWS : Vérification de la propriété P2 134 6.10 FWS : Vérification de la propriété P3 1 134 6.11 FWS : Vérification de la propriété P3 2, Synthèse des expériences de vérification formelle . . . . . . . . . . . . 138 6.18 TI : Synthèse des expériences de vérification formelle . . . . . . . . . . . . 143 6.19 TI : Génération d'automate . . . . . . . . . . . . . . . . . . . . . . . . . . 145 6.20 Testbench, p.147

L. Des and . Bibliography, SyncCharts : un modèle graphique synchrone pour systèmes réactifs com- plexes

S. B. Akers, Binary Decision Diagrams, IEEE Transactions on Computers, vol.27, issue.6, pp.27509-516, 1978.
DOI : 10.1109/TC.1978.1675141

P. Argon and K. L. Mcmillan, Deriving a Special-Purpose Prover for Compositional Model-Checking in Coq

[. André, Representation and Analysis of Reactive Behaviors: A Synchronous Ap- proach

C. André, SyncCharts: A Visual Representation of Reactive Behaviors, 1996.

A. Aziz, S. Tasiran, and R. K. Brayton, BDD variable ordering for interacting finite state machines, Proceedings of the 31st annual conference on Design automation conference , DAC '94, pp.283-288, 1994.
DOI : 10.1145/196244.196379

J. R. Burch, E. M. Clarke, and D. E. Long, Symbolic Model Checking with Partitioned Transition Relations, Proceedings of the International Conference on Very Large Scale Integration, pp.49-58, 1991.

J. R. Burch, E. M. Clarke, D. E. Long, K. L. Mcmillan, and D. L. Dill, Symbolic model checking for sequential circuit verification, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.13, issue.4, pp.401-424, 1994.
DOI : 10.1109/43.275352

A. Bouali, R. De, and S. , Symbolic bisimulation minimisation, Proceedings of the 4th Workshop on Computer Aided Verification, CAV'92, pp.96-108, 1992.
DOI : 10.1007/3-540-56496-9_9

[. Berry, The Esterel Language Primer. CMA, Ecole des Mines and INRIA and Esterel Technologies Available with the Esterel system and updated for each release. 2

[. Berry, The Foundations of Esterel, 1998.

[. Berry, The Constructive Semantics of Pure Esterel, Draft / Not yet published, 1999.

A. Bouali, J. Marmorat, R. De-simone, and H. Toma, Verifying synchronous reactive systems programmed in ESTEREL, Proceedings of the 4th International School and Symposium on Formal Techniques in Real Time and Fault Tolerant Systems, FTRTFT'96, 1996.
DOI : 10.1007/3-540-61648-9_57

URL : https://hal.archives-ouvertes.fr/hal-00504846

[. Bertot, N. Magaud, and P. Zimmermann, A proof of GMP square root, Journal of Automated Reasoning, issue.2, 2002.
URL : https://hal.archives-ouvertes.fr/inria-00101044

Y. Le-biannic, E. Nassor, E. Ledinot, and S. Dissoubray, UML Object Specification for Real-Time Software, RTS Show, 2000.

R. E. Bryant, Graph-Based Algorithms for Boolean Function Manipulation, IEEE Transactions on Computers, vol.35, issue.8, pp.35677-691, 1986.
DOI : 10.1109/TC.1986.1676819

R. E. Bryant, Symbolic Boolean manipulation with ordered binary-decision diagrams, ACM Computing Surveys, vol.24, issue.3, pp.293-318, 1992.
DOI : 10.1145/136035.136043

[. Coudert, C. Berthet, and J. Madre, BIBLIOGRAPHY Verification of Synchronous Sequential Machines Based on Symbolic Exe- cution

P. Cousot and R. Cousot, Abstract interpretation, Proceedings of the 4th ACM SIGACT-SIGPLAN symposium on Principles of programming languages , POPL '77
DOI : 10.1145/512950.512973

URL : https://hal.archives-ouvertes.fr/inria-00528590

P. Cousot and R. Cousot, Abstract interpretation and application to logic programs, The Journal of Logic Programming, vol.13, issue.2-3, pp.103-179, 1992.
DOI : 10.1016/0743-1066(92)90030-7

[. Cabodi, P. Camurati, L. Lavagno, and S. Quer, Disjunctive partitioning and partial iterative squaring, Proceedings of the 34th annual conference on Design automation conference , DAC '97
DOI : 10.1145/266021.266355

[. Cabodi, P. Camurati, and S. Quer, Improved reachability analysis of large finite state machines, Proceedings of International Conference on Computer Aided Design, pp.354-360, 1996.
DOI : 10.1109/ICCAD.1996.569819

[. Caspi, J. Fernandez, and A. Girault, An algorithm for reducing binary branchings, 1994.
DOI : 10.1007/3-540-60692-0_55

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.24.540

[. Caspi, J. Fernandez, and A. Girault, An algorithm for reducing binary branchings, Proceedings of the 15th Conference on the Foundations of Software Technology and Theoretical Computer Science, FST&TCS'95, pp.279-293, 1995.
DOI : 10.1007/3-540-60692-0_55

E. M. Clarke, O. Grumberg, H. Hiraishi, S. Jha, D. E. Long et al., Verification of the Futurebus+ cache coherence protocol, Proceedings of the 11th International Symposium on Computer Hardware Description Languages and their Applications, pp.5-20, 1993.
DOI : 10.1007/BF01383968

G. Cho, E. Hatchel, B. Macii, F. Plessier, and . Somenzi, Algorithms for Approximate FSM Traversal based on State Space Decom- position

O. Coudert and J. Madre, A Unified Framework for the Formal Verification of Sequential Circuits, Proceedings of the International Conference on Computer-Aided Design, ICCAD'90, 1990.

O. Coudert and J. Madre, Symbolic Computation of the Valid States of a Sequential Machine: Algorithms and Discussion

[. Coudert, J. Madre, and H. Touati, TiGeR Version 1.0 User Guide, 1993.

[. Chen, M. Yamazaki, and M. Fujita, Bug identification of a real chip design by symbolic model checking, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC, pp.132-136, 1994.
DOI : 10.1109/EDTC.1994.326886

L. David and . Dill, The Mur? Verification System, Proceedings of the 8th International Conference on Computer Aided Verification , CAV'96, pp.390-393, 1996.

D. Geist and I. Beer, Efficient model checking by automated ordering of transition relation partitions
DOI : 10.1007/3-540-58179-0_63

G. Shankar, D. L. Govindaraju, and . Dill, Verification by Approximate Forward and Backward Reachability, Proceedings of the International Conference on Computer-Aided Design, ICCAD'98, pp.366-370, 1998.

G. Shankar, D. L. Govindaraju, J. P. Dill, and . Bergmann, Improved Approximate Reachability using Auxiliary State Variables, Proceedings of the 36th Design Automation Conference, DAC'99, pp.312-316, 2000.

K. Malay, A. Ganai, I. Kuehlmann, T. J. Research-division, . Watson-research et al., On-the-fly Compression of Logical Circuits Simple On-the-fly Automatic Verification of Linear Temporal Logic, Proceedings of the 15th Workshop on Protocol Specification Testing and Verification. Chapman & Hall, 1995.

[. Grégoire, State Space Compression in SPIN with GETSs, Proceedings of the 2nd SPIN Workshop, 1996.

[. Halbwachs, Synchronous Programming of Reactive Systems: A Tutorial and Commented Bibliography

[. Harel, Statecharts: a visual formalism for complex systems, Science of Computer Programming, vol.8, issue.3, pp.231-274, 1987.
DOI : 10.1016/0167-6423(87)90035-9

URL : http://doi.org/10.1016/0167-6423(87)90035-9

[. Halbwachs, P. Caspi, P. Raymond, and D. Pilaud, The synchronous data flow programming language LUSTRE, Proceedings of the IEEE, pp.1305-1320, 1991.
DOI : 10.1109/5.97300

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.34.5059

[. Hojati, S. C. Krishnan, and R. K. Brayton, Early quantification and partitioned transition relations, Proceedings International Conference on Computer Design. VLSI in Computers and Processors, pp.12-19, 1996.
DOI : 10.1109/ICCD.1996.563525

[. Halbwachs, F. Lagnier, and C. Ratel, Programming and verifying real-time systems by means of the synchronous data-flow language LUSTRE, IEEE Transactions on Software Engineering, vol.18, issue.9
DOI : 10.1109/32.159839

[. Halbwachs, F. Lagnier, and P. Raymond, Synchronous Observers and the Verification of Reactive Systems, Proceedings of the 3rd International Conference on Algebraic Methodology and Software Technology, AMAST'93, pp.83-96, 1993.
DOI : 10.1007/978-1-4471-3227-1_8

. Hol88, J. Gerard, and . Holzmann, An Improved Protocol Reachability Analysis Technique. Software -Practice and Experience, pp.137-161, 1988.

. Hol91, J. Gerard, and . Holzmann, Design and Validation of Computer Protocols, 1991.

. Hol95, J. Gerard, and . Holzmann, An Analysis of Bitstate Hashing, Proceedings of the 15th International Conference on Protocol Specification , Testing, and Verification, pp.301-314, 1995.

. Hol97a, J. Gerard, and . Holzmann, Memory efficient storage in SPIN, IEEE Transactions on Software Engineering, vol.23, issue.52, 1997.

. Hol97b, J. Gerard, and . Holzmann, State Compression in SPIN: Recursive Indexing and Compression Training Runs

J. Gerard, A. Holzmann, and . Puri, A Minimized Automaton Representation of Reachable States. Software Tools for Technology Transfer, 1999.

[. Halbwachs, Y. Proy, and P. Roumanoff, Verification of Real-Time Systems using Linear Relation Analysis, Formal Methods in System Design, vol.11, issue.2, pp.157-185, 1997.
DOI : 10.1023/A:1008678014487

N. Halbwachs and P. Raymond, Validation of Synchronous Reactive Systems: From Formal Verification to Automatic Testing
DOI : 10.1007/3-540-46674-6_1

]. C. Id93a, D. L. Ip, and . Dill, Better Verification Through Symmetry, Proceedings of the 11th International Conference on Computer Hardware Description Languages and their Applications, pp.87-100, 1993.

]. C. Id93b, D. L. Ip, and . Dill, BIBLIOGRAPHY Efficient Verification of Symmetric Concurrent Systems, Proceedings of the International Conference on Computer Designs: VLSI in Computers and Processors, pp.230-234, 1993.

]. C. Id96a, D. L. Ip, and . Dill, State Reduction Using Reversible Rules, Proceedings of the 33rd Design Automation Conference, DAC'96, pp.564-567, 1996.

]. C. Id96b, D. L. Ip, and . Dill, Verifying Systems with Replicated Components in Mur?, Proceedings of the 8th International Conference on Computer Aided Verification , CAV'96, pp.147-158, 1996.

[. Kuehlmann, M. K. Ganai, V. Kuehlmann, and F. Krohm, Circuit-based Boolean Reasoning Equivalence Checking Using Cuts and Heaps, Proceedings of the 38th Design Automation Conference, DAC'01 Proceedings of the 34th Design Automation Conference, DAC'97, pp.232-237, 1997.
DOI : 10.1109/dac.1997.597155

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.32.2077

[. Lesens, N. Halbwachs, and P. Raymond, Automatic verification of parameterized linear networks of processes, Proceedings of the 24th ACM SIGPLAN-SIGACT symposium on Principles of programming languages , POPL '97, pp.346-357, 1997.
DOI : 10.1145/263699.263747

L. Lavagno and E. M. Sentovich, ECL, Proceedings of the 36th ACM/IEEE conference on Design automation conference , DAC '99, 1999.
DOI : 10.1145/309847.309989

[. Malik, Analysis of cyclic combinational circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.13, issue.7, pp.950-956, 1994.
DOI : 10.1109/43.293952

L. Mcm92-]-ken and . Mcmillan, Symbolic Model Checking: an Approach to the State Explosion Problem A revised edition is available in hardback from Kluwer Academic Publish- ers, 1992.

H. George and . Mealy, A method for synthesizing sequential circuits, Bell System Technical Journal, vol.34, issue.5 27, pp.1045-1079, 1955.

[. Meyer, Object-Oriented Software Construction, 1988.

[. Meyer, Eiffel: The Language, 1991.

[. Mignard, Compilation du langage Esterel en systèmes d'´ equations booléennes, 1994.

[. Manna and A. Pnueli, The Temporal Logic of Reactive and Concurrent Systems, 1992.
DOI : 10.1007/978-1-4612-0931-7

C. Meinel and C. Stangier, Speeding Up Image Computation by Using RTL Information In Formal Methods in Computer-Aided Design, FMCAD'00, Lecture Notes in Computer Science, pp.443-454, 1954.

[. Moon and F. Somenzi, Border-Block Triangular Form and Conjunction Schedule in Image Compu- tation

C. Meinel and C. Stangier, A New Partitioning Scheme for Improvement of Image Computation, Proceedings of Asia South Pacific Design Automation Conference (ASP- DAC'01), pp.97-102, 2001.

[. Paruthi and A. Kuehlmann, Equivalence Checking Combining a Structural SAT-Solver
DOI : 10.1109/iccd.2000.878323

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.149.6389

[. Ratel, N. Halbwachs, and P. Raymond, Programming and Verifying Real-Time Systems by Means of the Synchronous Data-Flow Language Lustre

[. Ravi and F. Somenzi, High-density reachability analysis, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD), 1995.
DOI : 10.1109/ICCAD.1995.480006

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.590.7296

[. Rudell, Dynamic Variable Ordering For Binary Decision Diagrams, Proceedings of the International Conference on Computer-Aided Design, ICCAD'93, 1993.
DOI : 10.1007/978-1-4615-0292-0_5

[. Raymond, D. Weber, X. Nicollin, and N. Halbwachs, Automatic testing of reactive systems, Proceedings 19th IEEE Real-Time Systems Symposium (Cat. No.98CB36279), 1998.
DOI : 10.1109/REAL.1998.739746

R. Thomas, G. Shiple, H. Berry, and . Touati, Constructive Analysis of Cyclic Circuits

[. Stern and D. L. Dill, Automatic verification of the SCI cache coherence protocol, Proceedings of the Conference on Correct Hardware Design and Verification Methods, CHARME'95, pp.21-34, 1995.
DOI : 10.1007/3-540-60385-9_2

U. Sd95b, D. L. Stern, and . Dill, Improved Probabilistic Verification by Hash Compaction, Proceedings of the Conference on Correct Hardware Design and Verification Methods, CHARME'95, pp.206-224, 1995.

[. Stern and D. L. Dill, A New Scheme for Memory-Efficient Probabilistic Verification, Proceedings of the Joint International Conference on Formal Description Techniques for Distributed Systems and Communication Protocols, and Protocol Specification, Testing, and Verification IFIP Conference Proceedings, pp.333-348, 1996.
DOI : 10.1007/978-0-387-35079-0_21

[. Stern and D. L. Dill, Parallelizing the Mur?? verifier, Proceedings of the 8th International Conference on Computer Aided Verification , CAV'97, pp.256-278, 1997.
DOI : 10.1007/3-540-63166-6_26

[. Stern and D. L. Dill, Using magnetic disk instead of main memory in the Mur ?? verifier, Proceedings of the 9th International Conference on Computer Aided Verification , CAV'98, pp.172-183, 1998.
DOI : 10.1007/BFb0028743

[. Stangier, U. Holtmann, and C. Meinel, Optimizing Partitioning of Transition Relations by Using High-Level Infor- mation

[. Somenzi, Binary decision diagrams. Calculational System Design, pp.303-366, 1999.

A. Sis, System for Sequential Circuit Synthesis, 1992.

E. M. Sentovich, H. Toma, and G. Berry, Latch optimization in circuits generated from high-level descriptions, Proceedings of International Conference on Computer Aided Design, pp.428-435, 1996.
DOI : 10.1109/ICCAD.1996.569833

URL : https://hal.archives-ouvertes.fr/inria-00073756

E. M. Sentovich, H. Toma, and G. Berry, Efficient Latch Optimization Using Incompatible Sets, Proceedings of the 34th Design Automation Conference, DAC'97, pp.8-11, 1997.

[. Stern, Algorithmic Techniques in Verification by Explicite State Enumeration, 1997.

[. Thirioux, Simple and Efficient Translation from LTL Formulas to Büchi Automata, Proceedings of the 7th International Workshop on Formal Methods for Industrial Critical Systems, FMICS'02, 2002.
DOI : 10.1016/s1571-0661(04)80409-2

URL : http://doi.org/10.1016/s1571-0661(04)80409-2

[. Tani, K. Hamaguchi, and S. Yajima, The complexity of the optimal variable ordering problems of shared binary decision diagrams
DOI : 10.1007/3-540-57568-5_270

[. Visser, Memory efficient storage in SPIN, Proceedings of the 2nd SPIN Workshop, 1996.
DOI : 10.1090/dimacs/032/13

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.37.8804

[. Yang, Prioritized Model Checking, 1998.

J. Yuan, J. Shen, J. A. Abraham, and A. Aziz, On combining formal and informal verification, Proceedings of the 9th International Conference on Computer Aided Verification , CAV'97, pp.376-387, 1997.
DOI : 10.1007/3-540-63166-6_37

URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.27.7695