, 132 6.15 Structure de la description SDL de l 132 6.16 Simulation fonctionnelle de l'ATM, p.138
, 152 A.7 Automate de la couche 153 A.8 Automate de la couche 155 A.10 Automate d''mission 160 A.17 Automate d''mission, 164 A.22 Automate d''mission la couche ATM . . . . . . . . . . . . . . . . . . . . . . . . . . . 165 A.23 Structure du bloc de rrception de la couche ATM . . . . . . . . . . . . . . . . . . . . 165 A.24 Automate de rrception la couche, p.20
, Concepts and Notations for Concurrent Programming, Computing Survey, pp.3-42, 1983.
, Concurrent Programming, Principles and Practice, pp.484-494, 1991.
, Chiodo et all, HardwareeSoftware Co-Design of Embedded Systems, The POLIS Approach, 1997.
, Formal methods applied to a floating-point number system, IEEE Transactions on Software Engineering, vol.15, issue.5, pp.611-617, 1989.
DOI : 10.1109/32.24710
, A Method for Partitionning UNITY Language in Hardware and Software, Proceedings of the European Design Automation Conference with Euro- VHDL, pp.220-225, 1994.
, Towards Provably Correct HardwareeSoftware Partitionning Using Occam, Proceedings of the Third International Workshop on HardwareeSoftware Codesign, pp.210-217, 1994.
DOI : 10.1109/hsc.1994.336704
, MILP based T ask Mapping for Heterogeneous Multiprocessor Systems, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.190-197, 1996.
, Towards a Multi-Formalism Framework for Architectural Synthesis : the ASAR Project, Proceedings of the Third International Workshop on HardwareeSoftware Codesign, pp.25-32, 1994.
, The synchronous approach to reactive and real-time systems, Proceedings of the IEEE, pp.1270-1282, 1991.
DOI : 10.1109/5.97297
URL : https://hal.archives-ouvertes.fr/inria-00075115
, A system-level communication synthesis approach for hardware/software systems, Microprocessors and Microsystems, vol.20, issue.3, pp.149-157, 1996.
DOI : 10.1016/0141-9331(95)01072-6
URL : https://hal.archives-ouvertes.fr/hal-00008163
, Synthesis Steps and Design Models for CoDesign, IEEE Computer, special issue on rapid-prototyping of microelectronic systems, pp.44-52, 1995.
, Partitionning of VLSI Systems from a High Level Speciication, T echniques et Sciences Informatiques, vol.15, issue.8, pp.1131-1165, 1996.
, A hardware implementation of pure ESTEREL, Proceedings of the ACM Workshop on Formal Methods in VLSI Design, 1991.
DOI : 10.1007/BF02811340
URL : https://hal.archives-ouvertes.fr/inria-00075083
, Implementing remote procedure calls, ACM Transactions on Computer Systems, vol.2, issue.1, pp.39-59, 1984.
DOI : 10.1145/2080.357392
, Speciication Languages for Communication Protocols, Proceedings of the Conference on Hardware Description Languages, pp.365-382, 1993.
, Introduction to the ISO specification language LOTOS, Computer Networks and ISDN Systems, vol.14, issue.1, pp.25-29, 1987.
DOI : 10.1016/0169-7552(87)90085-7
, An A lgorithm for the translation of SDL into Synthesizable VHDL, Current Issue in Electronic Modelling, pp.99-110, 1995.
, The ESTEREL language, Proceedings of the IEEE, vol.79, issue.9, pp.1293-1304, 1991.
DOI : 10.1109/5.97299
URL : https://hal.archives-ouvertes.fr/inria-00075075
, Environnement for Control Oriented HardwareeSoftware Systems Using State-Charts, Activity-Charts and FPGA, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.60-65, 1994.
, HwwSw Codesign with PRAM using CODES, Proceedings of the Conference on Hardware Description Languages, pp.55-68, 1993.
, CODES : A P r actical Concurent Design environment, Proceedings of the Internationnal Workshop on HardwareeSoftware Codesign, 1992.
, A Prototyping Environnement for Control Oriented HardwareeSoftware Systems Using StateCharts, ActivityCharts and FPGA, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.60-65, 1994.
, Mapping statechart models onto an FPGA-based ASIP architecture, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition, pp.184-189, 1996.
DOI : 10.1109/EURDAC.1996.558203
, An introduction to Estelle: A specification language for distributed systems, Computer Networks and ISDN Systems, vol.14, issue.1, pp.2-23, 1987.
DOI : 10.1016/0169-7552(87)90084-5
, Embedded System Design, Design Automation for Embedded Systems, pp.5-50, 1996.
, Marttnez and L. ssnchez, A C o design Methodology Based on Formal Speciications and High Level Estimation, Proceedings of the 7th CODESSCASHE Workshop, pp.28-35, 1996.
, The Chinook HardwareeSoftware Co-Synthesis System, Proceedings of the 8th International Symposium on System Synthesis, pp.22-27, 1995.
, A Case Study in Computer Aided Codesign of Embedded Controllers, Design Automation for Embedded Systems, pp.51-67, 1996.
, Introduction l'Algorithmique, Dunod, 1994.
, Synthesis of System Level Communication by an All o cation Based Approach, Proceedings of the 8th International Symposium on System Synthesis, pp.150-155, 1995.
, Partition et Synthhse de la Communication pour les Systtmes Mixtes LogiciellMattriel, Actes des SSminaires Action Scientiique Codesign, pp.23-31, 1996.
, COSMOS : An SDL Based HardwareeSoftware C o design Environnement, Current Issue in Electronic Modelling, pp.59-88, 1996.
, Protocol selection and interface generation for HW-SW codesign, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.5, issue.1, pp.136-144, 1997.
DOI : 10.1109/92.555993
URL : https://hal.archives-ouvertes.fr/hal-00008118
, VHDL generation from SDL speciications, Proceedings of the IFIP Conference on Hardware Description Languages and their Application, pp.182-201, 1997.
, Hardwaree Software Codesign of an ATM Network Interface Card : a Case Study, Proceedings of the Sixth International Workshop on HardwareeSoftware Codesign, 1998.
, From Lotos to VHDL, Current Issue in Electronic Modelling, pp.111-140, 1995.
, Using statecharts for hardware description and synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.8, issue.7, pp.798-807, 1989.
DOI : 10.1109/43.31537
, A User Interface for VHDL Behavioural Modelling, Proceedings of the Conference on Hardware Description Languages, pp.375-393, 1991.
, Semi Dynamic Scheduling of Synchronisation Mechanisms, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.374-379, 1995.
, Protocol merging : A VHDL Based Method for Clock Cycle Minimising and Protocol Preserving Scheduling of IO Operations, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.624-629, 1994.
, VHDL-based communication- and synchronization synthesis, Proceedings of EURO-DAC. European Design Automation Conference, pp.458-462, 1995.
DOI : 10.1109/EURDAC.1995.527444
, VHDL System Level Speciication and Partitionning in a HardwareeSoftware Co-Synthesis environment, Proceedings of the Third International Workshop on HardwareeSoftware Codesign, pp.49-53, 1994.
, Hardware-software cosynthesis for microcontrollers, IEEE Design & Test of Computers, vol.10, issue.4, pp.64-75, 1993.
DOI : 10.1109/54.245964
, Introduction to SDL-92, Computer Networks and ISDN Systems, vol.26, issue.9, pp.1143-1167, 1994.
DOI : 10.1016/0169-7552(94)90016-7
, SPECIFYING HARDWARE SYSTEMS IN LOTOS, Proceedings of the Conference on Hardware Description Languages, pp.305-312, 1993.
DOI : 10.1016/B978-0-444-81641-2.50028-9
, Interface optimization for concurrent systems under timing constraints, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.1, issue.3, pp.268-281, 1993.
DOI : 10.1109/92.238441
, SIGNAL: A declarative language for synchronous programming of real-time systems, 1987.
DOI : 10.1007/3-540-18317-5_15
URL : https://hal.archives-ouvertes.fr/inria-00075791
, Bus Based Communication Synthesis on System Level, Proceedings of Fourth International on HardwareeSoftware Codesign, pp.65-70, 1996.
, A System Design Methodology : Executable Speciication Reenement, Proceedings of the European Design and Test Conference, pp.458-463, 1994.
, Speciication and Design of Embedded HardwareeSoftware Systems, IEEE Design & Test of Computers, pp.53-67, 1995.
, Optimal Scheduling and All o cation of Embedded VLSI Chips, Proceedings of the IEEE Design Automation Conference, pp.116-120, 1992.
, Study in Co-Design of Communication Controller, Proceedings of the 7th CODESSCASHE Workshop, pp.104-110, 1996.
, Integrating SDL and VHDL for System Level Speciication, Proceedings of the Conference on Hardware Description Languages, pp.175-192, 1993.
, Model Reenement for Hardware-Software Codesign, Proceedings of the European Design and Test Conference, pp.270-274, 1996.
, Synthesis and Simulation of Digital Systems Containing Interacting Hardware and Software Components, Proceedings of the IEEE Design Automation Conference, pp.225-230, 1992.
, Program implementation schemes for hardware-software systems, Computer, vol.27, issue.1, pp.48-55, 1994.
DOI : 10.1109/2.248880
, Hardware-software cosynthesis for digital systems, IEEE Design & Test of Computers, vol.10, issue.3, pp.29-41, 1993.
DOI : 10.1109/54.232470
, Constrained software generation for hardware-software systems, Third International Workshop on Hardware/Software Codesign, pp.56-63, 1994.
DOI : 10.1109/HSC.1994.336702
, A Co-synthesis Approach to Embedded System Design Automation , Design Automation for Embedded Systems, pp.69-120, 1996.
, Programming Real-Time Applications with SIGNAL, Proceedings of the IEEE, pp.1321-1336, 1991.
URL : https://hal.archives-ouvertes.fr/inria-00075114
, The synchronous data flow programming language LUSTRE, Proceedings of the IEEE, pp.1305-1320, 1991.
DOI : 10.1109/5.97300
, Programming and verifying real-time systems by means of the synchronous data-flow language LUSTRE, IEEE Transactions on Software Engineering, vol.18, issue.9, 1992.
DOI : 10.1109/32.159839
, Synchronous programming of reactive systems, 1993.
, Statecharts: a visual formalism for complex systems, Science of Computer Programming, vol.8, issue.3, pp.231-274, 1987.
DOI : 10.1016/0167-6423(87)90035-9
, COSYMA : A Software Oriented Approach to HardwareeSoftware Codesign, The Journal of Computer and Software Engineering, vol.2, issue.3, pp.293-314, 1994.
, Adaptation of Partitioning and High Level synthesis in HardwareeSoftware Co-Synthesis, Proceedings of IEEE International Conference on Computer Aided Design, pp.96-100, 1994.
, Communicating sequential processes, Communications of the ACM, vol.21, issue.8, pp.666-677, 1978.
DOI : 10.1145/359576.359585
, Process Partitionning for Distributed Embedded Systems, Proceedings of the 7th CODESSCASHE Workshop, pp.70-76, 1996.
, Data Path All o cation Based on Bipartite Weighted Matching, Proceedings of the IEEE Design Automation Conference, pp.499-504, 1990.
, HardwareeSoftware Partitionning and Minimizing Memory Interface T raac, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.226-231, 1994.
, SOLAR : An Intermediate Format for System-Level Modelling and Synthesis, in "Computer Aided SoftwareeHardware Engineering, J. Rozenblit, K. Buchenrieder eds, pp.147-175, 1994.
, Behavioural Synthesis and Component Reuse with VHDL, 1997.
, Design and Analysis of Heterogeneous Systems Using Graphically Oriented Methods : A Case Study, Proceedings of SASIMI, pp.23-32, 1993.
, A hardware-software codesign methodology for DSP applications, IEEE Design & Test of Computers, vol.10, issue.3, pp.16-28, 1993.
DOI : 10.1109/54.232469
, A Global CriticalityyLocal Phase Driven Algorithm for the Constrained HardwareeSoftware Partitionning Problem, Proceedings of the Third International Workshop on HardwareeSoftware Codesign, pp.42-48, 1994.
, The Extended Partitionning Problem : HardwareeSoftware Mapping and Implementation-Bin Selection, Proceedings of sixth International Workshop on Rapid System Prototyping, pp.12-18, 1995.
, System partitioning of MCMs for low power, IEEE Design & Test of Computers, vol.12, issue.1, pp.41-52, 1995.
DOI : 10.1109/54.350690
, VHDL Based Design Methodology for Hierarchy and Component Reuse at the Behavioural Level, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.470-475, 1995.
, COMET : A Hardware-Software C o design Methodology, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.178-183, 1996.
, A Prototyping Environmement for HardwareeSoftware Codesign in the COBRA Project, Proceedings of the Third International Workshop on HardwareeSoftware Codesign, pp.10-16, 1994.
, A CM computer survey, V ol, pp.131-183, 1992.
, Synthesis Of Concurrent System Interface Modules With Automatic Protocol Conversion Generation, IEEE/ACM International Conference on Computer-Aided Design, pp.395-399, 1994.
DOI : 10.1109/ICCAD.1994.629751
, Embedded architecture co-synthesis and system integration, Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96, pp.2-9, 1996.
DOI : 10.1109/HCS.1996.492220
, An introduction to LOTOS: learning by examples, Computer Networks and ISDN Systems, vol.23, issue.5, pp.325-342, 1992.
DOI : 10.1016/0169-7552(92)90011-E
, Using VHDL for Simulation of SDL Speciications, Proceedings of the European Design Automation Conference with Euro-VHDL EuroDAC, pp.630-635, 1992.
, Transformational Partitionning for Co- Design of Multiprocessors Systems, Proceedings of IEEE International Conference on Computer Aided Design, pp.508-515, 1997.
, An Approach to Interface Synthesis, Proceedings of the 8th International Symposium on System Synthesis, pp.16-21, 1995.
, Synthesis of Asynchronous VLSI Circuits, Formal Methods for VLSI Design, 1990.
, The Synthesis Approach to Digital System Design, 1992.
DOI : 10.1007/978-1-4615-3632-1
, Synthesis From Mixed Specications, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.114-119, 1996.
, Generating Regular Arithmetic Circuit with ALPHAHARD, Proceedings of International Conference on Massively Parallel Computing Systems, 1996.
, Features Supporting System-Level Speciication in HDLs, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.540-545, 1993.
, Synthesis of system-level bus interfaces, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC, pp.395-399, 1994.
DOI : 10.1109/EDTC.1994.326846
, Interfacing Incompatible Protocols Using Interface P r ocess Generation, Proceedings of the IEEE Design Automation Conference, pp.468-473, 1995.
, Rapid performance estimation for system design, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition, pp.206-211, 1996.
DOI : 10.1109/EURDAC.1996.558206
, Translating System Speciications to VHDL, Proceedings of the European Design Automation Conference EDAC, pp.391-394, 1991.
, System Speciication and Synthesis with the SpecCharts Language, Proceedings of the Internationnal Conference on Computer Aided Design ICCAD, pp.266-269, 1991.
, Object Oriented Hardware M o delling -Where to apply and what are the objects, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.428-433, 1996.
, Grammar-Based Hardware Synthesis of Data Communication Protocols, Proceedings of Fourth International on HardwareeSoftware Codesign, pp.14-19, 1996.
, Communication synthesis for embedded systems with global considerations, Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE '97, pp.69-73, 1997.
DOI : 10.1109/HSC.1997.584581
, An A lgorithm for Partitionning of Application Speciic Systems, Proceedings of the European Design Automation Conference EDAC, pp.316-321, 1993.
, High Level Synthesis and Codesign Methods : A n Application to a Videophone Codec, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.444-451, 1995.
, An Introduction to Formal Speciication and Z, Prentice Hall Internationnal Series in Computer Science, 1991.
, Integration of SDL and VHDL for high-level digital design, Proceedings EURO-DAC '92: European Design Automation Conference, pp.624-629, 1992.
DOI : 10.1109/EURDAC.1992.246337
, Design and Analysis of a Conterrow Pipeline Processor in SDL, Journal of Microelectronic Systems integration, vol.4, issue.1, pp.33-43, 1996.
, Interface models, Third International Workshop on Hardware/Software Codesign, pp.157-164, 1994.
DOI : 10.1109/HSC.1994.336711
, Composing ActivityChartssStateCharts , SDL and SAO S p eciications for Codesign in Avionics, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.585-590, 1995.
, Evaluation and Composition of Speciication Languages, an Industrial Point of View, Proceedings of the IFIP Conference on Hardware Description Languages, pp.519-523, 1995.
, CoWare, A Design Environnement for Heterogeneous HardwareeSoftware Systems, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.252-257, 1996.
, A Service-Based Method for the Synthesis of Communication Protocols, International Journal of Mini and Microcomputers, vol.12, issue.3, pp.97-103, 1990.
, CCITT SDL: Overview of the language and its applications, Computer Networks and ISDN Systems, vol.13, issue.2, pp.65-74, 1987.
DOI : 10.1016/0169-7552(87)90091-2
, Inheritance Concept for Signals in Object Oriented Extention to VHDL, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.428-435, 1995.
, Fast end Extensive System-Level Memory Exploration for ATM Applications, Proceedings of the 10th International Symposium on System Synthesis, pp.74-81, 1997.
, An Introduction to Z Formal Speciications, Software Engineering Journal, pp.40-50, 1989.
, SIERA: a unified framework for rapid-prototyping of system-level hardware and software, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.14, issue.6, pp.676-693, 1995.
DOI : 10.1109/43.387729
, OO-VHDL. Object-oriented extensions to VHDL, Computer, vol.28, issue.10, pp.18-26, 1995.
DOI : 10.1109/2.467587
, Scheduling constraint generation for communicating processes, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol.3, issue.2, pp.215-230, 1995.
DOI : 10.1109/92.386222
, A model and methodology for hardware-software codesign, IEEE Design & Test of Computers, vol.10, issue.3, pp.6-15, 1993.
DOI : 10.1109/54.232468
, Using Formal Description Techniques, An Introduction to Estelle, Lotos and Sdl, 1993.
, A Transformation for Reducing IIO during Multi-Package Functionnal Partitionning, Proceedings of the 10th International Symposium on System Synthesis, pp.107-112, 1997.
, Speciication Partitioning For System Design, Proceedings of the IEEE Design Automation Conference, pp.219-224, 1992.
, Closeness metrics for system-level functional partitioning, Proceedings of EURO-DAC. European Design Automation Conference, pp.328-333, 1995.
DOI : 10.1109/EURDAC.1995.527425
, A Binary Constraint Search Algorithm for Minimizing Hardware during HardwareeSoftware Partitioning, Proceedings of the European Design Automation Conference with Euro-VHDL, pp.214-219, 1994.
, SpecCharts : A Language for System Level Synthesis, Proceedings of the Conference on Hardware Description Languages, pp.145-154, 1991.
DOI : 10.1016/B978-0-444-89208-9.50015-6
, SpecCharts: a VHDL front-end for embedded systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.14, issue.6, pp.694-706, 1995.
DOI : 10.1109/43.387730
, An object-oriented communication library for hardware-software codesign, Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE '97, pp.81-85, 1997.
DOI : 10.1109/HSC.1997.584583
, A Uniied Model for Cosimulation and Cosynthesis of Mixed HardwareeSoftware Systems, Proceedings of the European Design and Test Conference, pp.180-184, 1995.
, Automatic generation of interfaces for distributed C-VHDL cosimulation of embedded systems: an industrial experience, Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype, pp.72-77, 1996.
DOI : 10.1109/IWRSP.1996.506730
URL : https://hal.archives-ouvertes.fr/hal-00008130
, High-Level Synthesis for Real Time Digital Signal Processing, 1993.
DOI : 10.1007/978-1-4757-2222-2
, A Generalised Signal Transition Graph Model for Speciication of Complex Interfaces, Proceedings of the European Design & Test Conference, pp.378-384, 1994.
, Constructing Application Speciic Heterogeneous Embedded Architecture from Custom HWWSW Application, Proceedings of the IEEE Design Automation Conference, pp.521-526, 1996.
DOI : 10.1145/240518.240617
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.55.4984
, Design Flow for HardwareeSoftware Co- Synthesis of a Video Compression System, Proceedings of the Third International Workshop on HardwareeSoftware Codesign, pp.73-80, 1994.
, Hardware-software co-design of embedded systems, Proceedings of the IEEE, vol.82, issue.7, pp.967-989, 1994.
DOI : 10.1109/5.293155
, Communication Protocols Implemented in Hardware : VHDL generation from Estelle, Proceedings of VHDL Forum for CAD in Europe, pp.29-40, 1996.
, Communication Protocols Implemented in Hardware : VHDL Generation from Estelle, Current Issue in Electronic Modelling, pp.77-98, 1995.
, Automatic generation of interprocess communication in the PARAGON system, Proceedings Seventh IEEE International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype, pp.24-29, 1996.
DOI : 10.1109/IWRSP.1996.506722
, Communication Synthesis for Distributed Embedded Systems, Proceedings of the International Conference on Computer Aided Design, pp.288-294, 1995.