Skip to Main content Skip to Navigation

Diagnostic des erreurs de conception dans les circuits digitaux : le cas des erreurs simples

Abstract : Automatic diagnosis of design errors is an important problem in digital circuits CAD. Although automated synthesis tools are being used to generate "correct-by-construction" designs, these designs are still modified manually to perform small specification changes, or to enhance some critical design aspects. Verification tools can discover the existence of errors, but they give no information about their location or how to correct them, they give only counter-examples that witness the error. What designers commonly do is simulate their design with these counter-examples, and visually inspect the ciruit and trace each path in it. This operation takes a very long time which may be equal or even greater than the design time itself. In this thesis we present automated algorithms for the location and the correction of simple design errors in logic circuits under the single error hypothesis. The errors treated here are component replacement errors in combinational and sequential circuits, and connection errors in combinational circuits. The single error model implicitly implies a "frequent verification strategy", in which the design is verified frequently after each design change, so that the probability of inserting more than one error is not very high. Our approach consists in simulating the circuit under the application of a given test pattern, and then scanning it to analyse its components. To accelerate the process we use special test patterns generated for the diagnosis. Two prototype diagnosis tools are built based on these algorithms. CCDS is the diagnosis tool for combinational circuits, and SCDS is the diagnosis tool for sequential circuits. CCDS and SCDS are currently integrated in the proof environment PREVAIL.
Document type :
Complete list of metadatas

Cited literature [157 references]  Display  Hide  Download
Contributor : Lucie Torella <>
Submitted on : Friday, June 13, 2003 - 3:24:49 PM
Last modification on : Friday, December 11, 2020 - 8:28:03 AM
Long-term archiving on: : Friday, April 2, 2010 - 7:15:22 PM


  • HAL Id : tel-00002994, version 1




Ayman Wahba. Diagnostic des erreurs de conception dans les circuits digitaux : le cas des erreurs simples. Autre [cs.OH]. Université Joseph-Fourier - Grenoble I, 1997. Français. ⟨tel-00002994⟩



Record views


Files downloads