I. Introduction and .. , 23 II, p.29

C. De, 38 IV. Implantation de la méthode d'injection de CEU à l, p.40

.. Prédiction-de-la-section-efficace-d-'une-application, V. Conclusion, and .. , 50 A. Estimation de la section efficace d'une application par calcul des faceturs de sensibilité 51 B. Estimation de la section efficace d'une application par injection aléatoire, p.52

.. Exemple-d-'illustration and C. De, 62 A. Programme d'application étudié 62 B. Résultats globaux d'une session d'injection, 63 C. Quelques exemples significatifs des conséquences de, p.68

P. Implémentation-du and C. De, 68 B. Discussion des résultats des essais d'injection 69 VII. Résultats des tests sous radiation, C. Résultats expérimentaux, p.79

I. Introduction, .. , A. Projet-nanosat, and .. , 83 II Application Implantée : modem de communications, 84 B. Description du système de communications du

D. De-ceu-sur-le and C. De, 93 A. Introduction93 B. Présentation des résultats d'injection94 C. Analyse des modes d'erreurs identifiées, VI. Conclusion, p.102

.. Projet and C. , .103 I. Introduction103 II, p.107

C. Résultats-expérimentaux-de, A. Carte-fille, A. De, and C. , 113 C. Résultats des sessions d'injection, p.115

V. , R. Expérimentaux-sous-radiations, .. De, and C. , 117 A. Estimation de la section efficace d'une application par injection aléatoire, p.120

]. E. Références1 and . Normand, Single-Event Effects in Avionics, IEEE Trans. on Nuclear Science, vol.43, issue.2, pp.461-474, 1966.

T. Ma and P. Dressendorfer, Ionizing Radiation Effects in MOS Devices and Circuits, 1989.

D. K. Nichols, Update on parts SEE suspectibility from heavy ions, IEEE Transactions on Nuclear Science, vol.38, issue.6, p.1529, 1991.
DOI : 10.1109/23.124142

E. L. Peterson, Single event upsets in space, 21st Aerospace Sciences Meeting, 1983.
DOI : 10.2514/6.1983-164

R. Koga, Heavy Ion-Induced Single Event Upsets of Microcircuits; A Summary of the Aerospace Corporation Test Data, IEEE Transactions on Nuclear Science, vol.31, issue.6, p.1190, 1984.
DOI : 10.1109/TNS.1984.4333481

E. L. Petersen, Single event upsets in space, 21st Aerospace Sciences Meeting, 1983.
DOI : 10.2514/6.1983-164

D. K. Nichols, A summary of JPL single event upset test data from, IEEE Trans, 1982.

A. Dantec, Le phénomène de latchup dans les circuits intégrés CMOS, Toute l'électronique, TLE, 465, p.45, 1981.

J. Bourrieau, L'environnement spatial: flux, dose, blindage, effets des ions lourds, RADECS, 1991.

F. Vinci and D. Santos, Techniques de conception pour le durcissement des circuits intégrés face aux rayonnements, thèse préparée à l, 1998.

W. A. Kolasinski, Simulation of Cosmic-Ray Induced Soft Errors and Latchup in Integrated-Circuit Computer Memories, IEEE Transactions on Nuclear Science, vol.26, issue.6, p.5087, 1979.
DOI : 10.1109/TNS.1979.4330278

R. Koga, W. A. Kolasanski, M. T. Marra, and W. A. Hanna, Techniques of Microprocessor Testing and SEU-Rate Prediction, NS-32, N° 6, pp.4219-4224, 1985.
DOI : 10.1109/TNS.1985.4334098

V. Asenek, Predicting the reliability of electronic subsystems and « Commercial-Off-Cost-Shelf » microprocessors on low-cost-small satellites, thèse préparée à l, 1998.

R. Harboe-sorensen, SEU risk assessment of Z80A, 8086 and 80C86 microprocessors intended dor the use in a low altitude polar orbit, IEEE Trans. Nucl. Sci, vol.33, pp.6-1626, 1986.

R. Harboe-sorensen, Radiation pre-screening of R3000/R3000A microprocessors, Workshop Record 1992 IEEE Radiation Effects Data Workshop, pp.13-17, 1992.
DOI : 10.1109/REDW.1992.247327

R. L. Pease, Radiation testing of semiconductor devices for space electronics, Proceedings of the IEEE, p.1510, 1998.
DOI : 10.1109/5.90110

W. E. Price, Cosmic ray induced errors in MOS memory cells, IEEE Trans. Nucl. Sci, vol.28, pp.6-1166, 1981.

S. Karoui, Etude du comportement de circuits complexes en environnement radiatif spatial, thèse préparée au sein du laboratoire de Génie Informatique, p.26, 1993.

S. Karoui, « SEU and Latchup results for Sparc processors, p.40, 1993.

R. Velazco, S. Karoui, T. Chapuis, D. Benezech, and L. H. Rosier, Heavy ion tests for the 68020 Microprocessor and the 68882 Coprocessor, IEEE Trans. on Nuclear Science, vol.39, issue.3, 1992.

F. Bezerra, R. Velazco, A. Assoum, D. Benezech, L. Seu et al., SEU and latch-up results on transputers, IEEE Transactions on Nuclear Science, vol.43, issue.3, pp.893-8978, 1996.
DOI : 10.1109/23.510730
URL : https://hal.archives-ouvertes.fr/hal-00008255

F. Bezerra, D. Benezech, and R. Velazco, Etude de la sensibilité des Transputers aux phénomènes de SEU et latchup, Proc. of Radiation Effects on Components and Systems (RADECS), Arcachon, pp.340-374

J. H. Elder, J. Osborn, W. A. Kolasinsky, and R. Koga, A method for characterizing a microprocessor's vulnerability to SEU, IEEE Transactions on Nuclear Science, vol.35, issue.6, pp.1679-1681, 1988.
DOI : 10.1109/23.25521

J. Cusick, « SEU vulnerability of the Zilog Z80 and NSC microprocessor N°6, p.4206, Déc SEU induced errors observed in microprocessor systems, IEEE Transactions on Nuclear Sciences Ph. Cheynet, R.Ecoffet IEEE Transactions on Nuclear Science, vol.30, issue.45, pp.2876-2883, 1985.

M. Rebaudengo and M. S. Reorda, A unified environment for the fault injection in embedded microprocessorbased systems, 5 IEEE International On-Line Testing Workshop -Rhodes (Greece), 1999.

A. Benso, P. Prinetto, M. Rebaudengo, and M. , Sonza Reorda, A Fault Injection Environment for microprocessorbased boards, IEEE International Test Conference, pp.768-773, 1998.

J. Carreira, H. Madeira, and J. G. Silva, Xception: a technique for the experimental evaluation of dependability in modern computers, IEEE Transactions on Software Engineering, vol.24, issue.2, pp.125-136, 1988.
DOI : 10.1109/32.666826

J. Arlat, M. Aguera, L. Amat, Y. Crouzet, J. C. Fabre et al., Fault injection for dependability validation: a methodology and some applications, IEEE Transactions on Software Engineering, vol.16, issue.2, pp.166-182, 1990.
DOI : 10.1109/32.44380

A. Benso, P. L. Civera, M. Rebaudengo, and M. S. Reorda, A low-cost programmable board for speeding-up fault injection in microprocessor-based systems, Annual Reliability and Maintainability. Symposium. 1999 Proceedings (Cat. No.99CH36283), pp.171-177, 1999.
DOI : 10.1109/RAMS.1999.744114

V. Asenek, C. Underwood, and M. K. Oldfield, Predicting the rate and effects of single event upsets in satellite systems using in microprocessor simulator, 2nd Round Table on Micro and Nano Technologies for Space, pp.15-17, 1997.

T. A. Delong, B. W. Johnson, and J. A. , Profeta III, A fault injection technique for VHDL behavioral-level models, IEEE Design & Test of Computers, pp.24-33, 1996.

K. W. Li, J. R. Armstrong, and J. G. Tront, An HDL Simulation of the Effects of Single Event Upsets on Microprocessor Program Flow, IEEE Transactions on Nuclear Science, vol.31, issue.6, pp.1679-1681, 1984.
DOI : 10.1109/TNS.1984.4333471

R. Velazco and S. Rezgui, Rapport Final CNES, Méthodes et Outils pour l'injection d'erreurs de type « UPSET » sur des systèmes à base de microprocesseurs, 2000.

R. Velazco, S. Rezgui, and R. Ecoffet, Predicting Error Rate for Microprocessor-Based Digital Architectures through C.E.U. (Code Emulating Upsets) Injection Nuclear and Space Radiation Effects Conference, IEEE Transaction of Nuclear Science, pp.24-28, 2000.
URL : https://hal.archives-ouvertes.fr/hal-00008219

R. Velazco, S. Rezgui, R. Velazco, S. Rezgui, and R. Ecoffet, Transient Bitflip Injection in Microprocessor Embedded Proceedings of IOLTW Injecting CEU (Code Emulating Upsets) to evaluate the error rate Of microprocessor-embedded digital applications, Single Event Effects (SEE) Symposium, pp.11-13, 2000.

R. Velazco, . Ph, A. Cheynet, R. Bofill, and . Ecoffet, THESIC: A testbed suitable for the qualification of integrated circuits devoted to operate in harsh environment, IEEE European Test Workshop, pp.89-90, 1998.
URL : https://hal.archives-ouvertes.fr/hal-01384973

F. Bezerra, D. Hardy, R. Velazco, and H. Ziade, TILMICRO, a new SEU latch-up tester for microprocessors initial results on 32-bit floating point DSPs, RADECS Radiation and its effects on Components and Systems, pp.296-301, 1995.

D. Falguère, SEETEST: A system dedicated to the caracterisation of memory sensibility to SEE, RADECS, p.479, 1991.

S. Karoui, « A low cost functional test system : the FUTE 16 tester, Proceedings of the International Conference on Microelectronics (ICM 92), p.511, 1992.

S. Rezgui, . Ph, R. Cheynet, N. Velazco, J. Coderch et al., Un système de test pour la qualification de circuits intégrés destinés à fonctionner en environnement sévère, colloque CAO, 1999.

R. Velazco, Neurone Carte Fille, Carte Mère: Recueil des documents, 1996.

R. Velazco, . Th, M. Calin, S. C. Nicolaidis, S. D. Moss et al., SEU-hardened storage cell validation using a pulsed laser, IEEE Transactions on Nuclear Science, vol.43, issue.6, pp.2843-2848, 1996.
DOI : 10.1109/23.556875
URL : https://hal.archives-ouvertes.fr/hal-00008252

. Ph, R. Cheynet, S. Velazco, . Rezgui, K. Peters et al., Digital Fuzzy Control: a Robust Alternative Suitable for Space, IEEE Transactions on Nuclear Science, vol.45, pp.2941-2947, 1998.

R. Koga, « Advantages of the LBL cyclotron ion beam for SEP studies, p.586, 1991.

R. Velazco, . Ph, J. Cheynet, R. Muller, and . Ecoffet, Artificial neural network robustness for on-board satellite image processing: results of upset simulations and ground tests, IEEE Transactions on Nuclear Science, vol.44, issue.6, pp.2337-2344, 1997.
DOI : 10.1109/23.659057
URL : https://hal.archives-ouvertes.fr/hal-00008248

D. H. Lehmer, G. H. Hardy, and E. M. Wright, An Introduction to the Theory of Numbers, 1979.

Y. Souchard, Réalisation d'une interface graphique sous Visual C++, IUT1 Grenoble, Avr-jui, 1999.

R. H. Microcontrollers, P. Barnet, S. Velazco, H. Rezgui, and . Ziade, Assessing the soft error rate of digital architectures devoted to operate in radiation environment: a case studied, accepté pour présentation à LATW, Fév, pp.11-14, 1995.

E. F. Cota, L. Carro, M. Lubaszewski, R. Velazco, and S. Rezgui, Synthesis of a 8051-like Microcontroller Tolerant to Transient Faults, Mars, pp.13-15, 2000.
URL : https://hal.archives-ouvertes.fr/hal-01384230

F. Gusmao-de-lima, É. Cota, L. Carro, M. Lubaszewski, R. Reis et al., Designing a Radiation Hardened 8051-like Micro-controller, Proceedings of SBCCI2000 (XIII Symposium on Integrated Circuits and Systems Design), pp.255-260, 2000.

F. G. Lima, S. Rezgui, E. Cota, L. Carro, M. Lubaszewski et al., Designing and Testing a Radiation Hardened 8051-like Micro-controller, Présenté à MAPLD 2000 Military and Aerospace of Programmable Devices and Technologies, pp.26-28, 2000.

F. G. Lima, S. Rezgui, L. Carro, R. Velazco, and R. Reis, Driving Error Rate from VHDL Fault Injection in Processor-like Circuits, Soumis à RADECS Conference, Radiation Effects on Components and Systems, pp.10-14, 2001.

F. G. Lima, S. Rezgui, L. Carro, R. Velazco, and R. Reis, High Level Hardening of Processor-like Circuits, soumis à Student Design Contest, papier DAC Nb. SDC-BLI909, pour le 38th Design Automation Conference, 2001.

R. Velazco, Comparison between Californian and cyclotron SEU tests, IEEE Transactions on Nuclear Science, vol.36, issue.6, p.2383, 1989.
DOI : 10.1109/23.45452
URL : https://hal.archives-ouvertes.fr/hal-00008273

G. Berger, G. Ryckewaert, R. Harboe-sorensen, and L. Adams, Cyclone -a multipurpose Heavy Ion, Proton and Neutron SEE Test Site, RADECS Radiation and its effects on Components and Systems, 1997.

S. Rodriguez, Spécification fonctionnelle du projet Nanosat, documentation fournie par l'INTA, 1998.

A. Bofill, R. Velazco, . Ph, M. Cheynet, S. Alvarez et al., Space Qualification of an Architecture Based on a Digital Signal Processor for a Nanosat Project, 6th International Workshop on Digital Signal Processing Techniques For Space (DSP'98), Poster Session P.5, pp.23-25, 1998.
URL : https://hal.archives-ouvertes.fr/hal-01384701

G. Picas, Essais d 'injection de fautes sur un modem à l'aide du système THESIC, Diplôme d'Ingénieur en Télécommunications, 1998.

S. Rezgui, R. Velazco, R. Ecoffet, S. Rodríguez, and J. R. Mingo, Estimating error rates in processor-based architectures, IEEE Transactions on Nuclear Science, vol.48, issue.5, pp.11-13, 2000.
DOI : 10.1109/23.960357
URL : https://hal.archives-ouvertes.fr/hal-01391623

S. Rezgui, R. Velazco, and R. Ecoffet, Votre titre (je suggère le titre de votre thèse ! !), soumis à Nuclear and Space Radiation Conference, 2001.

S. Rodriguez, Spécification fonctionnelle du projet CESAR, documentation fournie par l, 2000.

S. Rezgui, R. Velazco, and J. R. Mingo, Ground Testing of Architecture Including Digital Processor Signal AD21060, soumis à DSP-Germany, European Conference, pp.11-12, 2000.

S. Rezgui, R. Velazco, R. Ecoffet, S. Rodríguez, and J. R. Mingo, A New Methodology for the Simulation of Soft Errors on Microprocessors : A Case Study, Présenté à MAPLD 2000 Military and Aerospace of Programmable Devices and Technologies, 2000.
URL : https://hal.archives-ouvertes.fr/hal-01391610

R. Velazco, S. Rezgui, and E. Reguer, THESIC : A flexible platform for the functional validation of integrated circuits, soumis à IBERCHIP, pp.21-23