E. J. Lum, GaAs semiconductors: New market opportunities and emerging applications trends, Proc. IEEE 5th European Gallium Arsenide and related III-V compounds Applications Symposium, 1997.

K. Eshraghian, Gallium Arsenide Integrated Circuits Design, Internal Report, 1989.

K. Carr, Use of gallium arsenide in medical applications, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995, 1995.
DOI : 10.1109/GAAS.1995.528951

M. Mitama, Mobile communications systems trend in Japan and device requirements, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995, 1995.
DOI : 10.1109/GAAS.1995.528950

A. Colquhoun and H. , Automotive Applications of GaAs Components, Proc. IEEE European Gallium Arsenide and related III-V Compounds Applications Symposium, 1996.

M. Quan and M. , AMD Post Losses, Hebdo, Electronic Engineering Times, Finance, pps, pp.78-79, 1998.

R. Oettel, The use of compilers for digital GaAs IC design, 15th Annual GaAs IC Symposium, 1993.
DOI : 10.1109/GAAS.1993.394499

O. Beaurin and A. Amara, A GaAs Data-Path Compiler, Proc. IEEE European Gallium Arsenide and related III-V Compounds Applications Symposium, 1996.

L. Armstrong, O. Port, and S. Brull, GaAs Guzzlers on the Info Highway ?, Science and Technology, Business week, 1996.

L. Stéphan, Europe devient compétitive en circuits GaAs, Hyper 97, 1997.

A. P. Chandrakasan and R. W. Brodersen, Low Power Digital CMOS Design, 1995.
DOI : 10.1007/978-1-4615-2325-3

B. Bernhardt, M. Lamacchia, J. Abrokwah, J. Hallmark, R. Lucero et al., Complementary GaAs(CGaAs): a high performance BiCMOS alternative, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995, 1995.
DOI : 10.1109/GAAS.1995.528953

H. Fawaz, J. F. Thiery, N. Linh, F. Mollot, J. Pesant et al., III-V Complementary HIGFET technology for low power microwave and high speed/low power digital integrated circuits, Proc. IEEE European Gallium Arsenide and related III-V Compounds Applications Symposium, 1996.

A. Chandna, R. Brown, D. Putti, and C. D. Kibler, Power Rail Logic: a Low Power Logic Style for Digital GaAs Circuits, IEEE Journal of Solid-State Circuits, vol.30, issue.10, 1995.

K. R. Nary and S. Long, GaAs two-phase dynamic FET logic: a low-power logic family for VLSI, IEEE Journal of Solid-State Circuits, vol.27, issue.10, pp.1364-71, 1992.
DOI : 10.1109/4.156439

R. Kanan, B. Hochet, and M. Declerq, Pseudo-complementary FET logic (PCFL): a low-power logic family in GaAs, IEEE Journal of Solid-State Circuits, vol.31, issue.7, 1996.
DOI : 10.1109/4.508213

P. Lassen, S. Long, and K. Nary, Ultralow-power GaAs MESFET MSI circuits using two-phase dynamic FET logic, IEEE Journal of Solid-State Circuits, vol.28, issue.10, pp.1038-1083, 1993.
DOI : 10.1109/4.237519
URL : http://orbit.dtu.dk/ws/files/4133871/Lassen.pdf

V. Chandramouli, N. Michell, and K. Smith, A new, precharged, low-power logic family for GaAs circuits, IEEE Journal of Solid-State Circuits, vol.30, issue.2, pp.140-183, 1995.
DOI : 10.1109/4.341741

D. H. Hoe and A. T. Salama, Pipelining of GaAs dynamic logic circuits, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems, 1992.
DOI : 10.1109/ISCAS.1992.229977

H. Kawasaki, A Low Power 128x1-bit GaAs FIFO for ATM Packet Switcher, IEEE Journal of Solid-State Circuits, vol.31, issue.10, 1996.

R. Kanan, A. Guyot, B. Hochet, and M. Declerq, A Divided Decoder-Matrix (DDM) Structure and its Application to a 8Kb GaAs MESFET ROM, Proc. 30th IEEE ISCAS, 1997.
URL : https://hal.archives-ouvertes.fr/hal-00014766

D. Abbott and K. Eshraghian, SiGe versus GaAs -Is there a challenge ?, Proc. IEEE European Gallium Arsenide and related III-V Compounds Applications Symposium, 1996.

C. Huang, GaAs ICs for 3 volt Electronic, Proc. of the IEEE 5th European Gallium Arsenide and related compounds Applications Symposium, 1997.

K. M. Baughan, The wireless communications market-is there a place for GaAs, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995, 1995.
DOI : 10.1109/GAAS.1995.528949

. E. References3-]-d, D. R. Stinson, and . Hwang, Electronic International HEBDOEurope devient compétitive en circuits GaAs Hyper 97, Electronic's journal Seminumerical algorithms The art of Computer Programming Cryptography Theory and Practice [5] I. Koren, Computer Arithmetic Algorithms, Les Investissements en cartes à puce se multiplient] S. Piestrak, Arithmétic des résidues: applications et conception de matériels. [9] R. Merkle, Secure communication over an insecure channel, Communications of the ACM, pp.22-644, 1976.

R. Rivest, A. Shamir, and L. Adleman, A method for obtaining digital signatures and Public-key cryptosystems, pp.120-126, 1978.

W. M. Raike, The RPK Public Key Cryptographic System, Technical summary, 1996.

W. Diffie and M. Hellman, Privacy and authentication: An introduction to cryptography, Proc. of the IEEE, pp.397-427, 1979.
DOI : 10.1109/PROC.1979.11256

J. J. Quisquater and C. Couvreur, Fast decipherment algorithm for RSA public-key cryptosystem, Electronics Letters, vol.18, issue.21, pp.905-907, 1982.
DOI : 10.1049/el:19820617

A. Fiat and A. Shamir, How to improve yourself: Practical solutions to identification and signature problems, Advances in Cryptology -Proc. of Crypto'86, pp.186-194, 1986.

C. P. Schnorr, Efficient signature generation by smart cards, Journal of Cryptology, vol.4, issue.3, pp.161-174, 1991.
DOI : 10.1007/BF00196725

S. Yen and C. Laih, Improved digital signature suitable for batch verification, IEEE Transactions on Computers, vol.44, issue.7, pp.957-959, 1995.
DOI : 10.1109/12.392857

M. J. Wiener, Performance comparison of Public-Key Cryptosystems, CryptoBytes, 1998.

S. Eldridge, C. F. Walter-]-e, C. Brickell, S. Walter, and . Eldridge, Hardware Implementation of MontgomeryÕs Modular Multiplication Algorithm A Fast Modular Multiplication algorithm with applications to two key cryptography Advances in cryptology A Verification of BrickellÕs Fast Modular Multiplication Algorithm, Inter, IEEE Transaction on Computers Proc. of Crypto Journal Computer Math. Journal Computer Math, vol.42, issue.40, pp.51-60, 1982.

M. Kameyama, S. Wei, and T. Higuchi, Fast Modular Multiplication using 2-Power Radix, Inter Design of an RSA encryption processor based on signed-digt multivalued arithmetic circuits, Fast Modular Multiplication by Operand Scaling, CryptoÕ91, International Conference on the theory and Applications of Cryptography and Information security, pp.21-28, 1990.

M. Abe and H. Morita, Higher radix nonrestoring modular multiplication algorithm and public-key LSI architecture with limited hardware resources, Proc. AnacryptÕ94, pp.363-375, 1994.
DOI : 10.1007/BFb0000448

C. C. Wang, T. K. Truong, H. M. Shao, L. J. Deutsch, J. K. Omura et al., Reed: VLSI Architectures for Computing Multiplications and Inverses in GF(2m), IEEE Transactions on Computers, vol.34, issue.8, pp.709-717, 1985.

H. Sedlak, The RSA Cryptography Processor Advances in Cryptology, 1987.

P. Barret, . Implementing-the-rivest, and A. Shamir, Public Key Encryption Algorithm on a Standard Digital Processor, Advances in Cryptology, pp.311-323, 1986.

P. L. Montgomery, Modular multiplication without trial division, Mathematics of Computation, vol.44, issue.170, pp.519-521, 1985.
DOI : 10.1090/S0025-5718-1985-0777282-X

P. A. Findlay and B. A. Johnson, Modular Exponentiation Using Recursive Sums of Residues, Advances in Cryptology -CryptoÕ89, International Conference on the theory and Applications of Cryptography and Information security, pp.371-386, 1989.
DOI : 10.1007/0-387-34805-0_35

C. Walter, Optimal parameters for on-line Arithmetic, Inter, Journal Computer Math, vol.56, pp.11-18, 1995.
DOI : 10.1080/00207169508804383

J. C. Bajard, L. S. Didier, and P. Kornerup, A RNS Montgomery's Modular Multiplication, Journal IEEE Transaction on Computers, vol.47, issue.7, 1998.

R. Bouraoui, A. Guyot, and K. Khoumsi, Prototype of a circuit for the GCD and Extended GCD of very Large Numbers, Proc. of the 1991 International Conference on Microelectronics, ICM'91, pp.83-86, 1991.

R. Geiger, P. Allen, and N. Strader, VLSI Design Techniques for Analog and Digital Circuits, 1990.

I. Koren, Computer Arithmetic Algorithms, 1993.

A. Bernal and A. Guyot, Hardware for Computing Modular Multiplication Algorithm, 24 TH European Solid-State Circuits Conference, 1998.

A. Bernal and A. Guyot, Design of a Modular Multiplier based on Montgomery's Algorithm, XIII Conference on Design of Circuits and Integrated, 1998.

. F. References1-]-e, K. S. Brickell, and . Mccurley, An interactive identification scheme based on discrete logarithms and factoring [2] C.P. Schnorr, Efficient signatures generation for smart cards Improved digital signature suitable for batch verification, Privacy and Authentication: An Introduction to Cryptography, Proc. of the IEEE, pp.29-39, 1979.

]. J. Quisquater, C. Couvreur, A. Fiat, and A. Shamir, Fast decipherment algorithm for RSA public-key cryptosystem, Advances in Cryptology -Proc. of Crypto'86 Public Key Cryptosystem and a Signature Scheme Based on Discrte Logarithms, pp.905-907, 1982.
DOI : 10.1049/el:19820617

]. R. Merkle, Secure communications over insecure channels, Communications of the ACM, vol.21, issue.4, p.1976
DOI : 10.1145/359460.359473

P. Barret, . Implementing-the-rivest, and A. Shamir, Public Key Encryption Algorithm on a Standard Digital Processor, Advances in Cryptology, pp.311-323, 1986.

H. Sedlak, The RSA Cryptography Processor Advances in Cryptology, 1987.

M. Abe and H. Morita, Higher radix nonrestoring modular multiplication algorithm and public-key LSI architecture with limited hardware resources, Proc. Anacrypt'94, pp.363-375, 1994.
DOI : 10.1007/BFb0000448

L. C. Hui and K. Y. Lam, Fast square-and multiply exponentiationfor RSA, Electronic letters, pp.1396-1397

P. W. Baker, Fast computation of A ??? B modulo N, Electronics Letters, vol.23, issue.15, pp.794-795, 1985.
DOI : 10.1049/el:19870563

E. F. Brickell, D. M. Gordon, K. S. Mccurley, and D. B. Wilson, Fast exponentiation with Precomputation (Extended abstract), Advances in Cryptology, Eurocrypt'92, Workshop on the theory and Applications of Cryptographic techniques, pp.201-207, 1992.

P. A. Findlay and B. A. Johnson, Modular Exponentiation Using Recursive Sums of Residues Advances in Cryptology -Crypto'89, International Conference on the theory and Applications of Cryptography and Information security, pp.371-386, 1989.

G. R. Blakley, A Computer Algorithm for Calcualting the Product ABModulo, IEEE Transactions on Computers, vol.32, issue.5, pp.497-500, 1983.

A. Selby and C. Mitchell, Algorithms for software implementations of RSA, IEE Proceedings E Computers and Digital Techniques, vol.136, issue.3, pp.166-170, 1989.
DOI : 10.1049/ip-e.1989.0023

Y. Han, C. J. Mitchell, and D. Gollmann, A Fast modular Exponentiation for RSA on Systolic Arrays, Inter, Journal Computer Math, vol.63, pp.215-226, 1997.

V. Bokio, M. Peinado, and R. Venkatesan, Speeding up discrete log and factoring based schemes via precomputations, th International Conference on the theory and Applications of Cryptographic techniques. Spoo, Findland, pp.221-235, 1998.
DOI : 10.1007/BFb0054129

C. Koç, High -Radix and Bit Recoding Techniques for Modular Exponentiation, Inter, Journal Computer Math, vol.40, pp.139-156, 1991.

E. F. Brickell, D. M. Gordon, K. S. Mccurley, and D. B. Wilson, Fast exponentiation with Precomputation (Extended abstract), Advances in Cryptology, Eurocrypt'92, Workshop on the theory and Applications of Cryptographic techniques, pp.201-207, 1992.

P. Rooij, Efficient Exponentiation using Precomputation and Vector Addition Chains, Eurocryp'94, Workshop on the theory and Applications of Cryptography Techniques, pp.389-399, 1994.

T. Hamano, N. Takagi, S. Yajima, and F. Preparata, O(n)-Depth Circuit Algorithm for Modular Exponentiation, pp.188-192, 1995.

H. Morita, A Fast Modular Multiplication Algorithm based on a Higher Radix, Crypto'89, International Conference on the theory and Applications of Cryptography and Information security, pp.387-399, 1989.

E. Brickell, A Survey of Hardware Implementations of RSA Advances in Cryptology -Crypto'89, International Conference on the theory and Applications of Cryptography and Information security, pp.368-369, 1989.

I. Koren, Computer Arithmetic Algorithms, 1993.

D. E. Knuth, Seminumerical algorithms The art of Computer Programming, 1981.

J. M. Muller, Arithmétique des ordinateurs, 1989.

D. Naccache and D. , Arithemetic co-processors for Public-key cryptography: The state of the Art, IEEE Micro, pp.14-24, 1996.

H. Handschuh and P. P. Smart, Card Crypto-Coprocessor for Public-Key Cryptography, CryptoBytes, 1998.

A. Bernal and A. Guyot, Hardware Implementation of M-ary Modular Exponentiation Algorithm, To be published in XIV Conference on Design of Circuits and Integrated Systems, DCIS'99, 1999.

. V. References-]-r, C. Tuyl, . M. Liechti-]-s, S. Sze, S. E. Long et al., High Speed Integrated Logic with GaAs MESFETs Physics of Semiconductors Devices Gallium Arsenide Digital Integrated Circuit Design, Semiconductor and other Major Properties of Gallium Arsenide, pp.269-76, 1974.

O. ]. Wing, J. Cooper, D. F. Nelson-]-r, and . Zuleeg, Gallium Arsenide Digital Circuits Measurement of the High-Field Drift Velocity of electrons in Inversion Layers of Silicon Radiation Effects in GaAs Integrated Circuits, VLSI Electronics: Microstructure Science, pp.171-173, 1981.

W. Roesch, A. Barna, and C. Liechti, The Next generation Optimization of GaAs MESFET Logic Gates with Subnanoseconds Propagation Delays, Proc. IEEE Gallium Arsenide Symposium, USA, pp.14708-14723, 1979.

R. C. Eden, Capacitor Diode FET Logic (CDFL) Circuit Approach for GaAs d- MESFET ICs, Gallium Arsenide IC Symposium Proc, pp.11-14, 1984.

R. C. Eden, IVb-3 low power depletion mode ion-implanted GaAs FET integrated circuits, IEEE Transactions on Electron Devices, vol.24, issue.9, p.1209, 1977.
DOI : 10.1109/T-ED.1977.18957

S. I. Long, MSI High-Speed Low-Power GaAs Integrated Circuits Using Schottky Diode FET Logic, IEEE Transactions on Microwave Theory and Techniques, vol.28, issue.5, p.466, 1980.
DOI : 10.1109/TMTT.1980.1130102

P. J. Mellor and A. W. Livingstone, Capacitor-coupled logic using GaAs depletion-mode f.e.t.s, Electronics Letters, vol.16, issue.19, p.749, 1980.
DOI : 10.1049/el:19800532

A. D. Welbourn, A high speed GaAs 8-bit multiplexer using capacitor-coupled logic, IEEE Journal of Solid-State Circuits, vol.18, issue.3, p.359, 1983.
DOI : 10.1109/JSSC.1983.1051952

R. C. Eden, B. M. Welch, R. Zucca, and S. I. Long, The Prospects for Ultrahigh-Speed VLSI GaAs Digital Logic, IEEE Transaction on Electron Devices, pp.26299-317, 1979.

A. Peczalsky, Design Analysis of GaAs Direct Coupled Field Effect Transistor Logic, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.5, issue.2, 1986.
DOI : 10.1109/TCAD.1986.1270195

K. Esrhaghian, Design Methodology and Layout Style for Very High Speed Circuits and Subsystems, Internal Report, 1992.

W. R. Wisseman and W. R. Frensley, GaAs Technology Perspective, VLSI Electronics Microstructure Science, vol.11, 1985.
DOI : 10.1016/B978-0-12-234111-3.50006-6

H. Nakamura, A 390 ps 1000 Gate Array Using GaAs Super-Buffer FET Logic, Dig. of Tech. Papers, Int. Solid State Circuits Conference, pp.204-205, 1985.

S. Katsu, S. Nambu, A. Shimano, and G. Kano, A source coupled FET logic—A new current-mode approach to GaAs logics, IEEE Transactions on Electron Devices, vol.32, issue.6, pp.1114-1132, 1985.
DOI : 10.1109/T-ED.1985.22082

A. Tamura, High-speed GaAs SCFL divider, High Speed GaAs SCFL Divider, pp.605-606, 1985.
DOI : 10.1049/el:19850427

A. Chandna, R. B. Brown, D. Putti, and C. D. Kibler, Power rail logic: a low power logic style for digital GaAs circuits, IEEE Journal of Solid-State Circuits, vol.30, issue.10, pp.1096-100, 1995.
DOI : 10.1109/4.466073

R. Kanan, B. Hochet, and M. Declercq, Pseudo-complementary FET logic (PCFL): a low-power logic family in GaAs, IEEE Journal of Solid-State Circuits, vol.31, issue.7, pp.992-999, 1996.
DOI : 10.1109/4.508213

J. H. Pasternak and C. A. Salama, GaAs MESFET Differential Pass-Transistor Logic, SC-26, pp.1309-1316, 1991.

K. R. Nary, Gallium Arsenide Metal-Semiconductor Field Effect Transistor Dynamic Logic Gate Topologies, 1992.

D. H. Hoe and C. A. Salama, GaAs trickle transistor dynamic logic, IEEE Journal of Solid-State Circuits, vol.26, issue.10, pp.1441-1489, 1991.
DOI : 10.1109/4.90099

O. M. Law and C. A. Salama, GaAs split phase dynamic logic, IEEE Journal of Solid-State Circuits, vol.29, issue.5, pp.617-639, 1994.
DOI : 10.1109/4.284715

P. T. Greiling and C. F. Krumm, The Future Impact of GaAs Digital Integrated Circuits, VLSI Electronics Microstructure Science, vol.11, pp.133-171, 1985.
DOI : 10.1016/B978-0-12-234111-3.50009-1

N. Kanopoulos, Gallium Arsenide Digital integrated Circuits: A System Perspective, 1988.

I. Deyhimy, Gallium arsenide joins the giants, IEEE Spectrum, vol.32, issue.2, 1995.
DOI : 10.1109/6.343984

S. Lande, Customer acceptance of GaAs ICs, GaAs IC Symposium Technical Digest 1992, 1994.
DOI : 10.1109/GAAS.1992.247235

T. Smith, Wafer fab line yield improvement at TriQuint semiconductor, Proceedings of 1994 IEEE GaAs IC Symposium, 1994.
DOI : 10.1109/GAAS.1994.636943

J. Turner, The competitiveness of European GaAs Foundries, Proc. IEEE European Gallium Arsenide and related III-V Compounds Applications Symposium, 1996.

M. Fukuta, Recent Development of GaAs Devices in Japan, Proc. IEEE European GaAs and related III-V Compounds Application Symposium, 1994.

W. White, A. Taddiken, H. Shichijo, M. Vernon-]-t, J. Tsen et al., Integration of GaAs 4 Kbit Memory with 750-Gate Logic for Digital RF Memory Applications A Low Power 16K GaAs HMESFET Static RAM with Built-in Redundancy, Proc. 11th GaAs IC Symposium Proc. 12 th IEEE GaAs IC Symposium, A 3-ns 1K x 4 Static Self-timed GaAs RAM, Proc. 10 th IEEE GaAs IC Symposium High-Speed GaAs 16Kb SRAM OF 4.4ns/2W using Triplelevel metal Interconnection, Proc. 12th GaAs IC Symposium, pp.37-40, 1988.

S. Yokokawa, T. Shimizu, J. Maejima, H. Wada, S. Kawada et al., A 25k-Gate BDCFL G/A with a Differential Push-Pull ECL I, Proc. 15th GaAs Symposium, pp.141-144, 1993.

A. Abe, S. Matsue, H. Makino, M. Noda, H. Nakano et al., A 5-ns GaAs 16-kb SRAM, Proc. 11 th IEEE GaAs IC Symposium Comparisons of Single Event Vulnerability of GaAs SRAMS, pp.1571-1576, 1986.

H. Makino, S. Matsue, M. Noda, N. Tanino, S. Takano et al., A 7-ns/850-mW GaAs 4-kb SRAM with little dependence on temperature, IEEE Journal of Solid-State Circuits, vol.25, issue.5, pp.1232-1238, 1990.
DOI : 10.1109/4.62147

A. Chandna and R. Brown, An asynchronous GaAs MESFET static RAM using a new current mirror memory cell, IEEE Journal of Solid-State Circuits, vol.29, issue.10, pp.1270-1276, 1994.
DOI : 10.1109/4.315214

O. M. Law and C. A. Salama, GaAs Schmitt trigger memory cell design, IEEE Journal of Solid-State Circuits, vol.31, issue.8, pp.1190-1192, 1996.
DOI : 10.1109/4.508268

S. Flannagan, P. H. Pelley, N. Herr, B. E. Engles, T. Feng et al., A 8-ns CMOS 64Kx4 and 256Kx1 SRAM`s, IEEE Journal of Solid State Circuits, vol.25, issue.5, pp.1049-1055, 1990.
DOI : 10.1109/isscc.1988.663689

. Ch, . Ch, B. A. Chao, and . Wooley, A 1.3-ns 32-Word x 32-Bit Three-Port BiCMOS Register File, IEEE Journal of Solid State Circuits, vol.31, issue.6, pp.758-765, 1996.

A. Bernal and A. Guyot, New Two-Single Port GaAs Memory Cell, Proc. 23 rd European Solid State Circuits Conference, ESSCIRCÕ97, pp.180-183, 1997.
DOI : 10.1109/4.701272
URL : https://hal.archives-ouvertes.fr/hal-00014402

K. Itoh, K. Sasaki, and Y. Nakagome, Trends in Low-Power RAM Circuit Technologies, Proc. of the IEEE, pp.524-543, 1995.

O. M. Law and C. A. Salama, GaAs dynamic memory design, IEEE Journal of Solid-State Circuits, vol.31, issue.8, pp.1193-1196, 1996.
DOI : 10.1109/4.508269

E. Busheri, V. Bratov, A. Thiede, V. Staroselsky, and D. Clark, Design and Analysis of a Low Power HEMT SRAM Cell, Electronic Letters, pp.31-1828, 1995.

S. Long and M. Sundaram, Noise-margin limitations on gallium-arsenide VLSI, IEEE Journal of Solid-State Circuits, vol.23, issue.4, pp.893-900, 1988.
DOI : 10.1109/4.339

A. Fiedler and D. Kang, A GaAs Pin-for-Pin Compatible Replacement for the ECL 100474 4K SRAM, Proc. 12 th IEEE GaAs IC Symposium, pp.147-150, 1990.

T. Hirose, H. Kuriyama, S. Murakami, K. Yuzuriha, T. Mukai et al., A 20-ns 4-Mb CMOS SRAM with hierarchical word decoding architecture, IEEE Journal of Solid-State Circuits, vol.25, issue.5, pp.1068-1073, 1990.
DOI : 10.1109/4.62126

A. Chandna, R. Brown, D. Putti, and C. D. Kibler, Power rail logic: a low power logic style for digital GaAs circuits, IEEE Journal of Solid-State Circuits, vol.30, issue.10, pp.1096-1100, 1995.
DOI : 10.1109/4.466073

H. Kawasaki and S. I. Long, A low-power 128??1-bit GaAs FIFO for ATM packet switcher, IEEE Journal of Solid-State Circuits, vol.31, issue.10, pp.1547-1555, 1996.
DOI : 10.1109/4.540067

A. Bernal, R. Ribas, and A. Guyot, GaAs MESFET SRAM using a New High Speed Memory Cell, Proc. 5th European Gallium Arsenide and Related III-V Compounds Applications Symposium, pp.255-258, 1997.
URL : https://hal.archives-ouvertes.fr/hal-01396300

T. Chappell, S. Chappell, J. Schuster, S. Allan, R. Klepner et al., A 2-ns cycle, 3.8-ns access 512-kb CMOS ECL SRAM with a fully pipelined architecture, IEEE Journal of Solid-State Circuits, vol.26, issue.11, pp.1577-1585, 1991.
DOI : 10.1109/4.98975

D. Koe and C. Salama, Pipelining of GaAs Dynamic Logic Circuits, Proc. IEEE International Symposium on Circuits and Systems, pp.255-258, 1992.

A. Bernal and A. Guyot, New High Speed GaAs Memory Cell, Proc. XII Design of Circuits and Integrated Systems Conference, pp.441-446, 1997.
URL : https://hal.archives-ouvertes.fr/hal-01397094

J. F. Lopez, K. Esrhraghian, R. Sarmiento, A. Nu, ?. Ez et al., GaAs Pseudo- Dynamic Latched Logic for High Performance Proccesor Cores, IEEE Journal of Solid-State Circuits, vol.32, issue.8, pp.1096-1100, 1997.

A. Bernal and A. Guyot, A new low-power GaAs two-single-port memory cell, IEEE Journal of Solid-State Circuits, vol.33, issue.7, pp.1096-1100, 1998.
DOI : 10.1109/4.701272
URL : https://hal.archives-ouvertes.fr/hal-00014401

R. P. Ribas, A. Guyot, V. Chandramouli, E. Brunvand, and . Smith, DCFL-and DPTL-based approaches to self-timed GaAs circuits Self-timed design in GaAs -case study of a high-speed, parallel multiplier, ESSCIRC 95. Proceedings IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp.186-89146, 1996.

]. R. Ribas and A. Guyot, DCFL-and DPTL-based approaches to self-timed GaAs circuits, Proceedings of the 21th European Solid-State Circuits Conference, pp.186-189, 1995.
URL : https://hal.archives-ouvertes.fr/hal-00014927

]. G. Jacobs and R. W. Brodersen, A fully asynchronous digital signal processor using self-timed circuits, GaAs MESFET differential pass-transistor logic, pp.1526-1537, 1990.
DOI : 10.1109/4.62189

D. H. Hoe and C. A. Salama, GaAs trickle transistor dynamic logic GaAs split phase dynamic logic, IEEE Journal of Solid-State Circuits. IEEE Journal of Solid-State Circuits, vol.262629, issue.9105, pp.1309-161441, 1994.

V. Chandramouli, N. Michell, K. F. Smith, D. L. Dean, . Dill et al., A new, precharged, low-power logic family for GaAs circuits Meng, Synchronization Design for Digital Systems Performance of iterative computation in self-timed rings, 11] I.E. Sutherland, Micropipelines, Communications of the ACM Self-Timed Logic Using Current Sensing Completion Detection (CSCD) Journal of VLSI Signal Processing Donckels, B.; Grey, A. & Deyhimy, I. A high density GaAs gate array architecture. IEEE Custom Integrated Circuits Conference. Proceedings, pp.140-183, 1989.

A. Chandna, R. B. Brown, D. Putti, and C. D. Kibler, Power rail logic: a low power logic style for digital GaAs circuits, [18] Long, S.I. & Butner, S.E. Gallium arsenide digital integrated circuit design, pp.1096-100, 1995.
DOI : 10.1109/4.466073

R. P. Ribas, A. Bernal, A. Guyot, and S. H. Lu, Gallium arsenide digital circuits Low-power differential cross-coupled FET logic for GaAs asynchronous design, Proc. of the European Gallium Arsenide and Related III-V Compounds Application Symposium Implementation of iterative networks with CMOS differential logic, Physique des semiconducteurs et des composants electroniques. Masson, pp.1013-101713, 1986.

S. H. Lu, Implementation of micropipelines in enable/disable CMOS differential logic, IEEE Transactions on Very Large Scale Integration (VLSI) SystemsDisable GaAs MESFET Differential Logic, Proc. IEEE 18 th GaAs IC Symposium, pp.338-341, 1996.