Skip to Main content Skip to Navigation
Theses

Approche d'assemblage systématique d'éléments d'interface pour la génération d'architecture multiprocesseur = An approach for the systematic gathering of interface items toward the generation of multiprocessor architectures

Abstract : This thesis tackles a research toward an automation in design of System-on-Chip (SoC) hardware-architectures.
The everlasting gap moving a design-team's productivity away from claims brought by the endless rising complexity of systems, thus combined with thinner and thinner market windows and related shortened design cycles, still applies while dealing with SoC design. The elevation of the abstraction-level, used to model systems, up-to pure functionalities annotated with architecture design-directives is the aimed solution. That model would be refined down-to a detailed and more silicon-compliant level. Commercial hardware-synthesis tools would then be able to achieve the final translation toward silicon.
This thesis contributes in two points to that method. The former addresses the definition of a representation model of SoC hardware-architectures mandatory while diving through the abstraction-levels and the design-steps. The latter provides an approach to the automation of this hardware-architecture refinement flow through the systematic gathering of library-components. The relevance of that work is evaluated thanks to several case-studies among them a VDSL modem and a WCDMA cellular phone are introduced in this report.
Complete list of metadatas

Cited literature [84 references]  Display  Hide  Download

https://tel.archives-ouvertes.fr/tel-00002933
Contributor : Lucie Torella <>
Submitted on : Tuesday, June 3, 2003 - 3:27:12 PM
Last modification on : Friday, December 11, 2020 - 8:28:03 AM
Long-term archiving on: : Friday, April 2, 2010 - 7:10:55 PM

Identifiers

  • HAL Id : tel-00002933, version 1

Collections

TIMA | CNRS | UGA

Citation

D. Lyonnard. Approche d'assemblage systématique d'éléments d'interface pour la génération d'architecture multiprocesseur = An approach for the systematic gathering of interface items toward the generation of multiprocessor architectures. Autre [cs.OH]. Institut National Polytechnique de Grenoble - INPG, 2003. Français. ⟨tel-00002933⟩

Share

Metrics

Record views

460

Files downloads

801