| Detailed view | Article in peer-reviewed journal |
|
|
| VLSI Design Oct. ; 5(10) (1984) 58-62 |
|
|
| Testing CMOS: a challenge |
|
|
| D. Baschiera1B. Courtois1 |
|
|
| CMOS technology poses a multi-faceted challenge in testing. Since 1978, researchers have recognized that the stuck-open transistor fault requires special test procedures. Other faults, such as transistors stuck-on or shorted, likewise involve complications. However, these fault types have received comparatively little attention. This article reviews results on the testing of stuck-open faults, develops procedures for testing stuck-on faults, and discusses problems in testing for short faults. Through this analysis, the authors arrive at recommendations for investigating `design for CMOS testability'. |
|
|
|
|
|
|
|
|
| 1: | TIMA - Techniques of Informatics and Microelectronics for integrated systems Architecture |
|
|
|
|
|
|
| CMOS- – stuck-open-transistor-fault – test-procedures – fault-types – stuck-on-faults – short-faults – testability- |
| hal-00013473, version 1 | |
| http://hal.archives-ouvertes.fr/hal-00013473 | |
| oai:hal.archives-ouvertes.fr:hal-00013473 | |
| From: Lucie Torella | |
| Submitted on: Tuesday, 8 November 2005 15:35:49 | |
| Updated on: Tuesday, 8 November 2005 15:35:49 | |