A. Bovik, The Essential Guide To Image Processing, 2009.

B. Jähne, Digital Image Processing, 2005.

H. Sponton and J. Cardelino, A Review of Classic Edge Detectors, vol.5, pp.90-123, 2015.

L. G. Roberts, Machine perception of three-dimensional solids, Phd, Massachusetts Inst. Technol, 1963.

C. Harris and M. Stephens, A Combined Corner and Edge Detector, Procedings Alvey Vis. Conf, pp.147-151, 1988.

P. V. Hough, Machine analysis of bubble chamber pictures, 2nd Int. Conf. High-Energy Accel. Instrum, vol.73, pp.554-558, 1959.

R. O. Duda and P. E. Hart, Use of the Hough transform to detect lines and cures in pictures, Commun. Assoc. Comput. Mach, vol.15, issue.1, pp.11-15, 1972.

Y. Nomura, S. Yamamoto, K. Yoshihara, and T. Hashimoto, A feasibility study of accurate 3D measurement of ships using dense stereo vision system, pp.562-565, 2016.

A. Kolar and M. Duranton, Integrated three dimensional vision sensor, US Pat. 9532030, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01741156

N. Dalal and B. Triggs, Histograms of Oriented Gradients for Human Detection, 2005.
URL : https://hal.archives-ouvertes.fr/inria-00548512

P. Viola and M. J. Jones, Rapid object detection using a boosted cascade of simple features, Comput. Vis. Pattern Recognit, vol.1, pp.511-518, 2001.

S. Feruglio, G. Lu, P. Garda, and G. Vasilescu, A Review of the CMOS Buried Double Junction (BDJ) Photodetector and its Applications, Sensors, vol.8, issue.10, pp.6566-6594, 2008.

A. N. Belbachir and . Smart-cameras, , 2010.

G. P. Weckler, Operation of p-n Junction Photodetectors in a Photon Flux Integrating Mode, IEEE J. Solid-State Circuits, vol.2, issue.3, pp.65-73, 1967.

D. Navarro, Architecture et Conception de Rétines Silicium CMOS : Application à la mesure du flot optique, 2003.

D. A. Kleinman, The Forward Characteristic of the PIN Diode, Bell Syst. Tech. J, vol.35, issue.3, pp.685-706, 1956.

C. Fernandes, C. M. , T. Pereira, and J. M. , Bandwidth modeling and optimization of PIN photodiodes, EUROCON 2011-Int. Conf. Comput. as a Tool-Jt. with Conftele, pp.2-5, 2011.

P. Seitz and A. J. Theuwissen, Single-Photon Imaging, 2011.

C. Cavadore, Design and characterization of CMOS-APS, These, vol.1, pp.1-239

J. Ohta, Smart CMOS Image Sensors and Applications, 2007.

J. U. Knickerbocker, P. S. Andry, B. Dang, R. R. Horton, C. S. Patel et al., 3D silicon integration, Electron. Components Technol. Conf, pp.538-543, 2008.

, Conception mixte d'un capteur d'images intelligent intégré à traitements locaux massivement parallèles 132

N. Akahane, S. Sugawa, S. Adachi, K. Mori, T. Ishiuchi et al., A Sensitivity and Linearity Improvement of a 100dB Dynamic Range CMOS Image Sensor using a Lateral Overflow Integration Capacitor, IEEE J. Solid-State Circuits, vol.44, issue.10, pp.352-354, 2006.

S. Mann and R. W. Picard, On being 'undigital' with digital cameras : extending dynamic range by combining differently exposed pictures, Proc. IS T Annu. Meet. 48th, 1996.

A. Peizerat, F. Guezzi, A. Dupret, R. Jalby, L. Bruno-de-sa et al., A 120dB DR and 5µm pixel pitch imager based on local integration time adaptation, pp.5-8, 2015.

X. Zhao, A. Bermak, and F. Boussaid, A CMOS digital pixel sensor with photo-patterned micropolarizer array for real-time focal-plane polarization imaging, IEEE-BIOCAS Biomed. Circuits Syst. Conf. BIOCAS, issue.1, pp.145-148, 2008.

B. E. Bayer, Color Imaging Array, vol.3971, p.10, 1976.

E. Fossum, CMOS Image Sensors : Electronic Camera-On-A-Chip, vol.44, issue.10, pp.1689-1698, 1997.

P. J. Noble, Self-scanned silicon image detector arrays, IEEE Trans. Electron Devices, vol.15, issue.4, pp.202-209, 1968.

M. Mori, M. Katsuno, S. Kasuga, T. Murata, Y. et al., 1/4-inch 2-mpixel MOS image sensor with 1.75 transistors/pixel, IEEE J. Solid-State Circuits, vol.39, issue.12, pp.2426-2430, 2004.

I. Takayanagi, Y. Mo, H. Ando, K. Kawamura, N. Yoshimura et al., A 600x600 Pixel, 500 fps CMOS image sensor with a 4.4 um pinned photodiode 5-transistor global shutter pixel, Image Sens. Work, pp.2-5, 2007.

G. Gogniat, D. Milojevic, A. Morawiec, and A. Erdogan, Algorithm-Architecture Matching for Signal and Image Processing, 2011.

S. Kavadias, B. Dierickx, D. Scheffer, A. Alaerts, D. Uwaerts et al., A logarithmic response CMOS image sensor with on-chip calibration, IEEE J. Solid-State Circuits, vol.35, issue.8, pp.1146-1152, 2000.

S. Sugawa, N. Akahane, S. Adachi, T. Ishiuchi, K. Mori et al., A 100dB Dynamic Range CMOS Image Sensor using a Lateral Overflow Integration Capacitor, Image, vol.44, issue.10, pp.352-354, 2005.

B. Marsh, D. Das, I. Sedgwick, R. Turchetta, M. Bayer et al., PERCIVAL: The design and characterisation of a CMOS image sensor for direct detection of low-energy X-rays, IEEE Nucl. Sci. Symp. Med. Imaging Conf, pp.3-6, 2014.

F. Villa, R. Lussana, D. Bronzi, S. Tisa, A. Tosi et al., CMOS Imager With 1024 SPADs and TDCs for Single-Photon Timing and 3-D Time-of-Flight, IEEE J. Sel. Top. Quantum Electron, vol.20, issue.6, 2014.

X. Wu and A. Bermak, A low power digital pixel sensor with a dynamically biased ADC, Int. SoC Des. Conf. ISOCC, vol.1, pp.105-108, 2008.

D. G. Chen, D. Matolin, A. Bermak, P. , and C. , Pulse Modulation Imaging-Review and Performance Analysis, Biomed. Circuits Syst. IEEE Trans, vol.5, issue.1, pp.64-82, 2011.

M. Zhang and A. Bermak, A compact digital pixel sensor architecture using predictive coding scheme, IEEE Sensors, pp.961-964, 2008.

K. T. Ng, S. Chen, F. Boussaid, and A. Bermak, Compact Gray-Code Counter/Memory Circuits for Spiking Pixels, 4th IEEE Int. Symp. Electron. Des. Test Appl, pp.506-511, 2008.

P. Lichtsteiner, C. Posch, and T. Delbruck, A 128x128 120dB 15µs latency asynchronous temporal contrast vision sensor, IEEE J. Solid-State Circuits, vol.43, issue.2, pp.566-576, 2008.

W. Uhring, L. Millet, B. Misischi, F. Rarbi, F. Guellec et al., A Scalable Architecture for Multi Millions Frames per Second CMOS Sensor With Digital Storage, IEEE Int. New Circuits Syst. Conf, pp.252-255, 2018.
URL : https://hal.archives-ouvertes.fr/hal-02062005

A. Zarandy, Focal-plane Sensor-processor Chips, 2011.

C. Bourrasset, L. Maggiani, J. Sérot, F. Berry, P. et al., Distributed FPGA-based Smart Camera Architecture for Computer Vision Applications, Int. Conf. Distrib. Smart Cameras, no. Nios Ii, 2013.
URL : https://hal.archives-ouvertes.fr/hal-01186091

W. Zhang, Q. Fu, and N. Wu, A programmable vision chip based on multiple levels of parallel processors, IEEE J. Solid-State Circuits, vol.46, issue.9, pp.2132-2147, 2011.

J. Yang, Y. Yang, Z. Chen, L. Liu, J. Liu et al., A Heterogeneous Parallel Processor for High-Speed Vision Chip, IEEE Trans. Circuits Syst. Video Technol, vol.8215, issue.c, pp.1-1, 2016.

L. Lindgren, J. Melander, R. Johansson, and B. Möller, A Multiresolution 100-GOPS 4Gpixels/s Programmable Smart Vision Sensor for Multisense Imaging, IEEE J. Solid-State Circuits, vol.40, issue.6, pp.1350-1359, 2005.

N. Wu, Neuromorphic vision chips, Sci. CHINA Inf. Sci, vol.33, issue.5, pp.38-46, 2018.

C. Posch, T. Serrano-gotarredona, B. Linares-barranco, and T. Delbruck, Retinomorphic event-based vision sensors: Bioinspired cameras with spiking output, Proc. IEEE, vol.102, pp.1470-1484, 2014.

S. J. Thorpe, A. Brilhault, and J. A. Perez-carrasco, Suggestions for a biologically inspired spiking retina using order-based coding, ISCAS 2010-2010 IEEE Int. Symp. Circuits Syst, pp.265-268, 2010.

R. Carmona-galán, Á. Zarándy, C. Rekeczky, P. Földesy, A. Rodríguez-pérez et al., A hierarchical vision processing architecture oriented to 3D integration of smart camera chips, J. Syst. Archit, vol.59, issue.10, pp.908-919, 2013.

V. Gruev, J. Spiegel, . Van-der, R. M. Philipp, E. et al., Image sensor with general spatial processing in a 3D integrated circuit technology, IEEE Int. Symp. Circuits Syst, pp.4963-4966, 2006.

M. Suarez, V. Brea, J. Fernandez-berni, R. Carmona-galan, G. Linan et al., CMOS-3D Smart Imager Architectures for Feature Detection, IEEE J. Emerg. Sel. Top. Circuits Syst, vol.2, issue.4, pp.723-736, 2012.

V. Gruev and R. Etienne-cummings, Implementation of steerable spatiotemporal image filters on the focal plane, IEEE Trans. Circuits Syst. II Analog Digit. Signal Process, vol.49, issue.4, pp.233-244, 2002.

S. Mehta and R. Etienne-cummings, Normal Flow Measurement Visual Motion Sensor, IEEE ISCAS, issue.1, pp.959-962, 2006.

J. Döge, C. Hoppe, P. Reichel, P. , and N. , A 1 Megapixel HDR Image Sensor SoC with Highly Parallel Mixed-Signal Processing, Image Sens. Work, 2015.

C. Soell, L. Shi, J. Roeber, M. Reichenbach, R. Weigel et al., Low-Power Analog Smart Camera Sensor for Edge Detection, Image Process. (ICIP), 2016.

N. Takahashi and T. Shibata, A row-parallel cyclic-line-access edge detection CMOS image sensor employing global thresholding operation, ISCAS 2010-2010 IEEE Int. Symp. Circuits Syst, pp.625-628, 2010.

N. Massari, M. De-nicola, N. Cottini, G. , and M. , A 64x64 pixels 30µW vision sensor with binary data compression, Sensors, pp.118-122, 2010.

M. Gottardi and M. Lecca, A 35 µW 64 x 64 Pixels Vision Sensor Embedding Local Binary Pattern Code Computation, Circuits Syst, pp.0-3, 2018.

H. Ikeda, K. Tsuji, T. Asai, H. Yonezu, and J. K. Shin, A novel retina chip with simple wiring for edge extraction, IEEE Photonics Technol. Lett, vol.10, issue.2, pp.261-263, 1998.

J. Costas-santos, T. Serrano-gotarredona, R. Serrano-gotarredona, and B. Linares-barranco, A spatial contrast retina with on-chip calibration for neuromorphic spike-based AER vision systems, IEEE Trans. Circuits Syst. I Regul. Pap, vol.54, issue.7, pp.1444-1458, 2007.

J. A. Lenero-bardallo, P. Häfliger, R. Carmona-galán, and Á. Vázquez, A BioInspired Vision Sensor With Dual Operation and Readout Modes, IEEE Sens. J, vol.16, issue.2, pp.317-330, 2016.

J. Dubois, D. Ginhac, M. Paindavoine, and B. Heyrman, A 10 000 fps CMOS sensor with massively parallel image processing, IEEE J. Solid-State Circuits, vol.43, issue.3, pp.706-717, 2008.
URL : https://hal.archives-ouvertes.fr/hal-00482751

H. Zhu and K. Asada, A superparallel image filtering digital-pixel-sensor employing a compressive multiplication technique, IEEE Int. Conf. Electron. Circuits Syst, pp.363-366, 2014.

N. Katic, A. Schmid, and Y. Leblebici, A retina-inspired robust on-focal-plane multi-band edge-detection scheme for CMOS image sensors, pp.683-686, 2014.

B. E. Shi, A low-power orientation-selective vision sensor, IEEE Trans. Circuits Syst. II Analog Digit. Signal Process, vol.47, issue.5, pp.435-440, 2000.

M. Barbaro, P. Y. Burgi, A. Mortara, P. Nussbaum, and F. Heitger, A 100 x 100 pixel silicon retina for gradient extraction with steering filter capabilities and temporal output coding, IEEE J. Solid-State Circuits, vol.37, issue.2, pp.160-172, 2002.

M. Nishimura, . Van-der, and J. Spiegel, A CMOS Image Processing Sensor for the Detection of Image Features, Analog Integr. Circuits Signal Process, vol.45, issue.3, pp.263-279, 2005.

C. Yin and C. Hsieh, A 1V 14kfps smart CMOS imager with tracking and edge-detection modes for biomedical monitoring, Int. Symp. onVLSI Des. Autom. Test, pp.1-4, 2013.

C. Yin, C. Chiu, and C. Hsieh, A 0.5V, 14.28kframes/s, 96.7dB Smart Image Sensor With Array-Level Image Signal Processing for IoT Applications, IEEE Trans. Electron Devices, vol.63, issue.3, pp.1-7, 2016.
URL : https://hal.archives-ouvertes.fr/in2p3-00018209

A. Simoni, G. Torelli, F. Maloberti, A. Sartori, S. E. Plevridis et al., A SingleChip Optical Sensor with Analog Memory for Motion Detection, IEEE J. Solid-State Circuits, vol.30, issue.7, pp.800-806, 1995.

Y. M. Chi, U. Mallik, M. A. Clapp, E. Choi, G. Cauwenberghs et al., CMOS camera with in-pixel temporal change detection and ADC, IEEE J. Solid-State Circuits, vol.42, issue.10, pp.2187-2196, 2007.

J. Huang, M. Guo, C. , and S. , A Dynamic Vision Sensor with Direct Logarithmic Output and Full-frame Picture-On-Demand, IEEE Int. Symp. Circuits Syst, 2017.

N. Cottini, M. Gottardi, N. Massari, R. Passerone, and Z. Smilansky, A 33?W 64×64 pixel vision sensor embedding robust dynamic background subtraction for event detection and scene interpretation, IEEE J. Solid-State Circuits, vol.48, issue.3, pp.850-863, 2013.

O. A. Olumodeji, A. P. Bramanti, G. , and M. , Memristor-Based Pixel for Event-Detection Vision Sensor, IEEE SENSORS, pp.1-4, 2015.

D. Kim and E. Culurciello, Tri-mode smart vision sensor with 11-transistors/pixel for wireless sensor networks, IEEE Sens. J, vol.13, issue.6, pp.2102-2108, 2013.

N. Massari, M. Gottardi, L. Gonzo, D. Stoppa, and A. Simoni, A CMOS image sensor with programmable pixel-level analog processing, IEEE Trans. Neural Networks, vol.16, issue.6, pp.1673-1684, 2005.

J. Fernández-berni, R. Carmona-galán, and L. Carranza-gonzalez, FLIP-Q: A QCIF resolution focal-plane array for low-power image processing, IEEE J. Solid-State Circuits, vol.46, issue.3, pp.669-680, 2011.

J. Fernandez-berni, L. Acasandrei, R. Carmona-galan, A. Barriga-barros, R. et al., Power-efficient focal-plane image representation for extraction of enriched ViolaJones features, ISCAS 2012-2012 IEEE Int. Symp. Circuits Syst, pp.3122-3125, 2012.

R. Carmona-galan, J. Fernandez-berni, and Á. Rodriguez-vazquez, Automatic DR and Spatial Sampling Rate Adaptation for Secure and Privacy-Aware ROI Tracking Based on Focal-Plane Image Processing, Image Sens. Work, 2015.

J. Fernández-berni, R. Carmona-galán, and Á. Vázquez, Methodology and Implementation of Early Vision Tasks for the Viola-Jones Processing Framework, Work. Archit. Smart Cameras, 2013.

J. Poikonen, M. Laiho, P. , and A. , Locally adaptive image sensing with the 64x64 cell MIPA4k mixed-mode image processor array, IEEE Int. Symp. Circuits Syst, pp.93-96, 2009.

S. J. Carey, A. Lopich, D. R. Barr, B. Wang, and P. Dudek, A 100,000 fps Vision Sensor with Embedded 535GOPS / W 256x256 SIMD Processor Array, VLSI Circuits, p.2013

. Symp, , pp.182-183, 2013.

A. Lopich and P. Dudek, ASPA: Focal plane digital processor array with asynchronous processing capabilities, Proc.-IEEE Int. Symp. Circuits Syst, pp.1592-1595, 2008.

A. Rodríguez-vázquez, G. Liñán-cembrano, L. Carranza, E. Roca-moreno, R. Carmona-galán et al., ACE16k: The third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs, IEEE Trans. Circuits Syst. I Regul. Pap, vol.51, issue.5, pp.851-863, 2004.

M. A. Clapp, E. , and R. , A dual pixel-type array for imaging and motion centroid localization, IEEE Sens. J, vol.2, issue.6, pp.529-548, 2002.

N. Massari and M. Gottardi, A 100 dB dynamic-range CMOS vision sensor with programmable image processing and global feature extraction, IEEE J. Solid-State Circuits, vol.42, issue.3, pp.647-657, 2007.

M. Tabet and R. Hornsey, Cmos image sensor camera with focal plane edge detection, Can. Conf. Electr. Comput. Eng, pp.1129-1133, 2001.

S. Mizuno, K. Fujita, H. Yamamoto, N. Mukozaka, and H. Toyoda, A 256 × 256 compact CMOS image sensor with on-chip motion detection function, IEEE J. Solid-State Circuits, vol.38, issue.6, pp.1072-1075, 2003.

C. S. Hong and R. Hornsey, On-Chip Binary Image Processing with CMOS Image Sensors, Proc. SPIE, vol.4669, 2002.

C. J. Basset and .. , CMOS Imaging Technology with Embedded Early Image Processing, 2007.

A. Dupret, J. O. Klein, N. , and A. , A DSP-like analogue processing unit for smart image sensors, Int. J. Circuit Theory Appl, vol.30, issue.6, pp.595-609, 2002.

G. N. Angotzi and M. Barbaro, A CMOS imager for embedded systems with integrated, realtime, motion-detection capabilities and digital output, IEEE SENSORS, pp.274-277, 2008.

A. Elouardi, S. Bouaziz, A. Dupret, L. Lacassagne, J. O. Klein et al., A smart architecture for low-level image computing, J. Comput. Sci, vol.5, issue.3, pp.1-19, 2008.

J. Cho, S. Park, J. Choi, Y. , and E. , Area-efficient and low-power implementation of vision chips using multi-level mixed-mode processing, Int. Work. Cell. Nanoscale Networks their Appl, pp.1-2, 2014.

B. Zhao, X. Zhang, C. , and S. , A 64 × 64 CMOS Image Sensor With On-Chip Moving Object Detection and Localization, IEEE Trans. Circuits Syst. Video Technol, vol.22, issue.4, pp.581-588, 2012.

C. Lee, W. Chao, S. Lee, J. Hone, A. Molnar et al., A Low Power Edge Detection Image Sensor Based on Parallel Digital Pulse Computation, IEEE Trans. Circuits Syst. II Express Briefs, vol.1, issue.1, pp.1-1, 2015.

M. Benetti, M. Gottardi, and Z. Smilansky, A 80µW 30fps 104x104 all-nMOS pixels CMOS imager with 7-bit PWM ADC for robust detection of relative intensity change, Eur. Solid-State Circuits Conf, issue.1, pp.303-306, 2013.

M. Gottardi, N. Massari, J. , and S. A. , A 100µW 128x64 Pixels Contrast-Based Asynchronous Binary Vision Sensor for Sensor Networks Applications, IEEE J. Solid-State Circuits, vol.44, issue.5, pp.1582-1592, 2009.

N. Cottini, L. Gasparini, M. De-nicola, N. Massari, G. et al., A CMOS ultra-low power vision sensor with image compression and embedded event-driven energymanagement, IEEE J. Emerg. Sel. Top. Circuits Syst, vol.1, issue.3, pp.299-307, 2011.

G. Sicard, H. Abbas, A. Chefi, A. , and H. , Simple intra-pixel interaction for smart CMOS image sensors, Int. Work. Cell. Nanoscale Networks their Appl, pp.4-5, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01132010

X. Liu, M. Zhang, . Van-der, and J. Spiegel, A low-power multifunctional cmos sensor node for an electronic facade, IEEE Trans. Circuits Syst. I Regul. Pap, vol.61, issue.9, pp.2550-2559, 2014.

J. Choi, S. Park, J. Cho, Y. , and E. , A 3.4-µW object-adaptive cmos image sensor with embedded feature extraction algorithm for motion-triggered object-of-interest imaging, IEEE J. Solid-State Circuits, vol.49, issue.1, pp.289-300, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01922858

M. Suarez, V. M. Brea, J. Fernandez-berni, R. Carmona-galan, D. Cabello et al., Low-Power CMOS Vision Sensor for Gaussian Pyramid Extraction, IEEE J. Solid-State Circuits, vol.52, issue.2, pp.483-495, 2017.

J. N. Martel, M. Chau, M. Cook, and P. Dudek, Pixel interlacing to trade off the resolution of a cellular processor array against more registers, Eur. Conf. Circuit Theory Des, pp.1-4, 2015.

J. A. Schmitz, M. K. Gharzai, S. Balk?r, M. W. Hoffman, D. J. White et al., A 1000 frames / s Vision Chip Using Scalable Pixel-Neighborhood-Level Parallel Processing, IEEE J. Solid-State Circuits, vol.52, issue.2, pp.556-568, 2017.
DOI : 10.1109/jssc.2016.2613094

A. Brunetti, D. Buongiorno, G. F. Trotta, and V. Bevilacqua, Computer vision and deep learning techniques for pedestrian detection and tracking: A survey, Neurocomputing, vol.300, pp.17-33, 2018.
DOI : 10.1016/j.neucom.2018.01.092

L. Maggiani, C. Bourrasset, M. Petracca, F. Berry, P. Pagano et al., HOG-Dot: A Parallel Kernel-Based Gradient Extraction for Embedded Image Processing, IEEE Signal Process. Lett, vol.22, issue.11, pp.2132-2136, 2015.
DOI : 10.1109/lsp.2015.2463092
URL : https://hal.archives-ouvertes.fr/hal-01220417

N. Dalal, INRIA Person Dataset

N. Sadeghi, V. Gaudet, and C. Schlegel, Analog DFT processors for OFDM receivers: Circuit mismatch and system performance analysis, IEEE Trans. Circuits Syst. I Regul. Pap, vol.56, issue.9, pp.2123-2131, 2009.
DOI : 10.1109/tcsi.2008.2011582
URL : http://www.ece.ubc.ca/%7Enimas/edu/TCAS-I_small.pdf

H. Chaoui, CMOS analogue adder, Electron. Lett, vol.31, issue.3, pp.180-181, 1995.
DOI : 10.1049/el:19950136

B. Gilbert, A Precise Four-Quadrant Multiplier with Subnanosecond Response, IEEE J. SolidState Circuits, vol.3, issue.4, pp.365-373, 1968.
DOI : 10.1109/n-ssc.2007.4785652

P. Dudek and P. J. Hicks, A CMOS general-purpose sampled-data analog processing element, IEEE Trans. Circuits Syst. II Analog Digit. Signal Process, vol.47, issue.5, pp.467-473, 2000.
DOI : 10.1109/82.842115

K. K. Lam and M. A. Copeland, Noise-cancelling switched-capacitor (sc) filtering technique, Electron. Lett, vol.19, issue.20, pp.19-20, 1983.
DOI : 10.1049/el:19830553

J. L. Mccreary and P. R. Gray, All-MOS Charge Redistribution Analog-to-Digital Conversion Techniques-I, IEEE J. Solid-State Circuits, issue.10, 1975.

K. Nagaraj, J. Vlach, T. R. Viswanathan, and K. Singhal, SWITCHED-CAPACITOR INTEGRATOR WITH REDUCED SENSITIVITY TO AMPLIFIER GAIN, Electron. Lett, pp.1103-1105, 1986.
DOI : 10.1049/el:19860756

B. Nauta, Analog Cmos Filters for Very High Frequencies, 1993.
DOI : 10.1007/978-1-4615-3580-5

B. Razavi, The Switched-Capacitor Integrator, IEEE Solid-State Circuits Mag, vol.9, issue.1, pp.9-11, 2017.

Y. Chae and G. Han, Low Voltage, Low Power, Inverter-Based Switched-Capacitor DeltaSigma Modulator, IEEE J. Solid-State Circuits, vol.44, issue.2, pp.458-472, 2009.
DOI : 10.1109/jssc.2008.2010973

B. Razavi, Introduction to Switched-Capacitor Circuits, Des. Analog C. Integr. Circuits, vol.1, 2000.

N. Massari, A. J. Syed, G. , and M. , A High Dynamic Range Time-Based Edge Detection Algorithm for a Vision Sensor, ICECS, pp.1063-1066, 2007.

, ) individuellement) comme l'illustre la. Les données à charger sont disponibles en série, pour limiter le nombre d'entrées/sorties, sur l'entrée datain. L'entrée adress permet d'identifier le registre, et l'entrée rw indique si l'on écrit dans les registres (0) ou si on les lit (1), alors generalcontrol dans un état data jusqu'à l'émission d'un signal ack_data à la fin de chaque charge ou lecture (configuration de chaque donnée

, adress ="1000" : mask

, Les temps sont tous codés sur nbittint (10) bits. Une valeur 1 correspond à une période d'horloge, 20ns (50MHz) dans les simulations. Ils sont chargés dans des registres à décalages

, On reçoit le premier coefficient en premier, en commençant par son bit le plus fort. Par exemple un masque de Sobel =, Le masque est composé de 9 coefficients de nbitcoef (5) bits chacun (1 bit de signe et nbitcoef1 bits de valeur)

, Il est chargé dans un simple registre à décalage. Pour limiter le nombre de compteurs, on réutilise cpt_times en l'arrêtant à nbitcoef. Comme ce compteur décrémente, on suppose que nbittint > nbitcoef, on fixe des valeurs à tous ces registres au moment du reset général : Liste des publications liées à ce travail, 2018.

. Conférences,

J. L. Hir, A. Kolar, F. Vinci, and . Santos, Distributed mixed-signal architecture for programmable smart image sensors, IEEE Int. New Circuits and Systems Conf. (NEWCAS), 2017.
URL : https://hal.archives-ouvertes.fr/hal-01672180

, Best student paper award

J. L. Hir, F. Vinci, A. Santos, and . Kolar, An accuracy-area tradeoff for mixed-signal computation in programmable smart image sensors, IEEE Int. New Circuits and Systems Conf. (NEWCAS), 2018.
URL : https://hal.archives-ouvertes.fr/hal-01943422

J. L. Hir, A. Kolar, F. Vinci, and . Santos, Distributed mixed-signal architecture for programmable smart image sensors, Analog Integrated Circuits and Signal Processing, vol.97, pp.493-501, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01672180