



Etude d'un Convertisseur Analogique-Numérique à grande dynamique à base de portes logiques supraconductrices

Emanuele BAGGETTA

Directeur de thèse : Pierre SAGUET

Responsable

CEA:

Jean-Claude VILLEGIER

Responsable

Thales Alenia Space:


Michel MAIGNAN

DRFMC/SPSMS/Dispositifs Supraconducteurs


- Introduction
- Rappels sur le CAN et l'Electronique supraconductrice
- Etude de la structure du CAN en NbN
- Implémentation et comparaison de la technologie NbN et Nb
- Conclusions et perspectives

Space Telecommunications


Bit Rate Information
Increasing



Bandwidth and Carrier
Increasing




Noise Increasing
in Analog Parts




Space Telecommunications


Bit Rate Information Increasing




Bandwidth and Carrier Increasing



Noise Increasing in Analog Parts




Digitalization of RF signals for Software Defined Radio (SDR) systems



Pourquoi la logique RSFQ?

Rapid Single Flux Quantum logic based on Josephson junctions



✓ Superconductor transmission lines



Very small dispersion
Very small attenuation
Very small dissipation

✓ Switching time about 1-3 picoseconds




High Frequency (0.5-1 THz)

✓ Power consumption of 2 orders lower than a CMOS transistor considering the cryocooler power



High Bit Rate

Analog-to-Digital Converter based on $\Sigma\Delta$ Architecture



✓ Niobium Nitride (NbN) superconductor ($T_c = 16 \text{ K}$)



New technology:

✓ Self-shunted Josephson junctions NbN/Ta_xN/NbN

- Introduction
- Rappels sur le CAN et l'Electronique supraconductrice
- Etude de la structure du CAN en NbN
- Implémentation et comparaison de la technologie NbN et Nb
- Conclusions et perspectives




La modulation Sigma-Delta

$F_s = 2B$ (Nyquist Sampling)



La modulation Sigma-Delta


✓ Oversampling : $F_s > 2B$




Less selective filter

La modulation Sigma-Delta


✓ **Oversampling : $F_s > 2B$**



✓ **Noise shaping**




Less selective filter




Time domain

Quantisation noise




Frequency domain





La modulation Sigma-Delta


✓ **Oversampling : $F_s > 2B$**



✓ **Noise shaping**




Less selective filter



Time domain

Quantisation noise



Frequency domain

Transfert Function Order \Rightarrow Modulator Order (l)

$$H(s) = \frac{Y(s)}{X(s)}$$


Oversampling Ratio (OSR) \nearrow

$$OSR = F_s / 2B$$


SNR \nearrow
Signal-to-Noise Ratio \nearrow

Le filtre de décimation

Increases the resolution of the conversion




Mean over N bits of the modulator output



Sinc Filter

$$H(f) = \left[\frac{\text{sinc}(Nf/f_s)}{\text{sinc}(f/f_s)} \right]^k$$




The filter order (k) must be higher than the modulator order (l)

$$k = l + 1$$

Le filtre de décimation


Increases the resolution of the conversion




Mean over N bits of the modulator output

Sinc Filter

Sigma-Delta Modulator 1 Bit Output



9 bits at 1 over 16 bits




$$H(f) = \left[\frac{\text{sinc}(Nf/f_s)}{\text{sinc}(f/f_s)} \right]^k$$

The filter order (k) must be higher than the modulator order (l)


$$k = l + 1$$

k accumulators


k differentiators





Lignes supraconductrices






Lignes supraconductrices




Lignes supraconductrices



Lignes supraconductrices



Equivalent Transmission Line circuit




$$L(w, d, b, \lambda_L)$$

$$\lambda_L(T) = \lambda_L(0) [1 - (T/T_C)^4]^{-1/2}$$


London Penetration Depth

La jonction Josephson (JJ)




$$I_s = I_c \sin \phi$$

$$V = \frac{\Phi_0}{2\pi} \frac{d\phi}{dt}$$




$$\beta_c = \frac{2\pi I_c R(V)^2 C}{\Phi_0}$$

Stewart-
McCumber
Factor





La jonction Josephson (JJ)



$$I_s = I_c \sin \phi$$


$$V = \frac{\Phi_0}{2\pi} \frac{d\phi}{dt}$$




**Superconductor-
Insulator-
Superconductor**

$$\beta_c = \frac{2\pi I_c R(V)^2 C}{\Phi_0}$$

**Stewart-
McCumber
Factor**





La jonction Josephson (JJ)



$$I_s = I_c \sin \phi$$

$$V = \frac{\Phi_0}{2\pi} \frac{d\phi}{dt}$$





$$\beta_c = \frac{2\pi I_c R(V)^2 C}{\Phi_0}$$

Superconductor-Insulator-Superconductor


Superconductor-Normal Metal-Superconductor

Stewart-McCumber Factor





Latching Logic

La jonction Josephson (JJ)



$$I_s = I_c \sin \phi$$

$$V = \frac{\Phi_0}{2\pi} \frac{d\phi}{dt}$$







$$\beta_c = \frac{2\pi I_C R(V)^2 C}{\Phi_0}$$

Stewart-McCumber Factor


$$\beta_c = 1$$

RSFQ Logic







Le principe de la logique RSFQ






Le principe de la logique RSFQ



Le principe de la logique RSFQ




Le principe de la logique RSFQ




Quantum Flux: $\Phi_0 = \frac{h}{2e} = 2.07 \mu\text{V}/\text{GHz}$

Superconducting QUantum Interference Device




Le principe de la logique RSFQ



Quantum Flux: $\Phi_0 = \frac{h}{2e} = 2.07 \mu\text{V}/\text{GHz}$

Superconducting QUantum Interference Device



Flux Transmission

$LI_c < 0.5\Phi_0$

Flux Storing



$LI_c > 1.5\Phi_0$

Les jonctions RSFQ existantes

- **SIS (Tunnel junctions) Externally Shunted Josephson junctions:**

✓ Nb/AlO_x/Nb (4.2 K, 60k JJs)

✓ NbN/MgO/NbN (10 K, 10k JJs)





Les jonctions RSFQ existantes

- **SIS (Tunnel junctions) Externally Shunted Josephson junctions:**

✓ Nb/AlO_x/Nb (4.2 K, 60k JJs)

✓ NbN/MgO/NbN (10 K, 10k JJs)




Externally reduced Stewart-McCumber factor

$$\beta_c = \frac{2\pi I_C (\overbrace{R_0 // R_s}^{\simeq R_s})^2 C}{\Phi_0} \simeq 1$$

Les Jonctions RSFQ existantes

• SIS Externally Shunted JJs:



✓ Nb/AlO_x/Nb


✓ NbN/MgO/NbN



$$R_N I_C [\text{SIS Ex. Sh.}] < R_N^* I_C [\text{SIS}]$$


$R_N I_C \rightarrow$ Characteristic Voltage

$$f_{\text{clock}} [\text{GHz}] \propto R_N I_C [\text{mV}]$$



Les Jonctions RSFQ existantes

• SIS Externally Shunted JJs:



✓ Nb/AlO_x/Nb


✓ NbN/MgO/NbN



$$R_N I_C [\text{SIS Ex. Sh.}] < R_N^* I_C [\text{SIS}]$$

$R_N I_C \rightarrow$ Characteristic Voltage

$$f_{\text{clock}} [\text{GHz}] \propto R_N I_C [\text{mV}]$$



• SNS Self-Shunted JJs:

Internally reduced β_c


✓ NbN/Ta_xN/NbN (10k JJs)

Barrier tuned near the metal-insulator transition \rightarrow High Resistivity


- * No parasitic inductances
- * High circuit density
- * 1 order higher thickness

Higher $R_N I_C$ even at low


Phase Modulation–Demodulation ADC Architecture [USA (HYPRES)]




Tested at 145 Ms/s




Low-Pass Sigma-Delta ADC Architecture [Japan (NEC)]




Tested at 218 Ms/s




Band-Pass Sigma-Delta Modulator [USA (HYPRES)]




Tested at 320 Ms/s



Analog-to-Digital Converter based on $\Sigma\Delta$ Architecture



Analog-to-Digital Converter based on $\Sigma\Delta$ Architecture




New technology:

$F_s = 200 \text{ GHz}$

✓ Self-shunted Josephson junctions NbN/Ta_xN/NbN

Objectif


Analog-to-Digital Converter based on $\Sigma\Delta$ Architecture



New technology:


$F_s = 200 \text{ GHz}$

✓ Self-shunted Josephson junctions NbN/Ta_xN/NbN



Objectif

Analog-to-Digital Converter based on $\Sigma\Delta$ Architecture




New technology:

$F_s=200\text{ GHz}$

✓ Self-shunted Josephson junctions NbN/Ta_xN/NbN

✓ Niobium Nitride (NbN) superconductor (16 K)



➔ Relaxed cryogenic environment

[thèse N. Hadacek 2002 UJF]

- Introduction
- Rappels sur le CAN et l'Electronique supraconductrice
- Etude de la structure du CAN en NbN
- Implementation et comparaison de la technologie NbN et Nb
- Conclusions et perspectives


Conception du CAN

[thèse J. Bulzachelli 2002 MIT]

Modulator based on the
Bulzachelli schema
($F_s=20$ GHz, $F_c=2$ GHz,
 $B=40$ MHz)



**We studied the ADC
with the frequencies
1 order higher**



Band-Pass Sigma-Delta Modulator


Conception du CAN

[thèse J. Bulzachelli 2002 MIT]

Modulator based on the Bulzachelli schema
($F_s=20$ GHz, $F_c=2$ GHz, $B=40$ MHz)




We studied the ADC with the frequencies 1 order higher



Band-Pass Sigma-Delta Modulator



✓ Simulation environnement



RSFQ cells schema and layout design are taken from the literature and Fluxonics respectively

Simulation





- ✓ JSIM (complexes circuits, thermal noise)
- ✓ WinS (I-V curves, gate margins)



Le modèle NbN/Ta_xN/NbN

Simulation

- ✓ JSIM (complexes circuits, thermal noise)
- ✓ WinS (I-V curves, gate margins)





A JJ is a shunt for the adjacent JJs

Le modèle NbN/Ta_xN/NbN


Simulation

- ✓ JSIM (complexes circuits, thermal noise)
- ✓ WinS (I-V curves, gate margins)





$$R_0 = R_N$$

$$\beta_c = 1.1$$



$$* C = \frac{\beta_c \Phi_0}{2\pi I_C R_N^2}$$

* NbN quasi-particles model



A JJ is a shunt for the adjacent JJs

Définition des jonctions

$$J_C(9K) = 5\text{kA/cm}^2$$

$$R_N I_C(9K) = 1.75\text{mV}$$

Jonction	2r (μm)	Surface (μm^2)	I_c (μA)	R_N (Ω)	C_s (fF)
JJ1	7,2	40,7	2035	0,86	247
JJ2	4,7	17,3	867	2,02	105




6 Josephson junctions library

$$I_n(9K) = \frac{2\pi k_B T}{\Phi_0} \simeq 380\text{nA}$$

Thermal Fluctuations

↓

Switching Errors



$$\gamma \geq 500 \Rightarrow I_C \geq 190\mu\text{A}$$

Jonction	JJ1	JJ2	JJ3	JJ4	JJ5	JJ6
γ	5384	2294	1661	1064	598	302

I_b/I_C → Only in output RSFQ circuits


Only thermal noise from bias resistors was considered during JSIM simulations

Selective Niobium Etching Process (5 mask levels)

[thèse R. Setzu 2007 UJF]

Josephson Junction

Parasitic
Josephson Junction




Selective Niobium Etching Process (5 mask levels)

Parasitic Josephson Junction [thèse R. Setzu 2007 UJF]


Josephson Junction


Parasitic Josephson Junction



From the SNEP to the 10 mask levels process for RSFQ logic applications

- ✓ 1 NbN Common Ground Plane
- ✓ 2 NbN Interconnections Layers
- ✓ 1 Resistor Layer
- ✓ 3 SiO₂ or Si₃N₄ Layers
- ✓ 1 Contacts Layer






$$L_{\square} = \frac{\mu_0}{K} \left[h + \lambda_L \coth\left(\frac{t_1}{\lambda_L}\right) + \lambda_L \coth\left(\frac{t_2}{\lambda_L}\right) \right]$$


Problem:

$$I_{C[min]}(\text{NbN}) \sim 2 \times I_{C[min]}(\text{Nb})$$



$$LI_C \leq 0.5\Phi_0$$



$$(\text{Ex. } I_C = 400\mu\text{A} \rightarrow L \leq 2.5\text{pH})$$



$$L_{\square} \leq 1.2\text{pH}$$

Evaluation de l'inductance

SQUID



$$L_{\square} = \frac{\mu_0}{K} \left[h + \lambda_L \coth\left(\frac{t_1}{\lambda_L}\right) + \lambda_L \coth\left(\frac{t_2}{\lambda_L}\right) \right]$$

Problem:

$$I_{C[min]}(\text{NbN}) \sim 2 \times I_{C[min]}(\text{Nb})$$




$$LI_C \leq 0.5\Phi_0$$

(Ex. $I_C = 400\mu\text{A} \rightarrow L \leq 2.5\text{pH}$)



$$L_{\square} \leq 1.2\text{pH}$$


—▲— C1 ($t_2=300\text{ nm}, h=500\text{ nm}$)
 —■— C3 ($t_2=600\text{ nm}, h=300\text{ nm}$)
—▲— C2 ($t_2=400\text{ nm}, h=500\text{ nm}$)
 —●— C4 ($t_2=600\text{ nm}, h=200\text{ nm}$)



- For small L_{\square} , t_1 et t_2 must be higher than λ_L
- For high t_2 the GND roughness increases

$t_1 = 900\text{nm}; t_2 = 400\text{nm}$
 $h = 300 + 200 = 500\text{nm}$
 $L_{\square} = 1.45\text{pH}$

Etude du modulateur $\Sigma\Delta$



50 Ω (analog input signal) \longleftrightarrow 2 Ω (comparator + JTL)

Band-pass filter with $F_c=30$ GHz and $B=500$ MHz

↓
Order 3


Possible clock solutions:

- JTL ring
- Long JJ
- Optical clock
- **Overbiased single JJ**




The sampling frequency is tuned to 205 GHz by adjusting I_{b1}

The spectral bandwidth increases with the temperature





The quality factor decreases


$$Q_{0K} = 2875 \rightarrow Q_{9K} = 730$$



Jitter limitation to be studied




Etude du comparateur




$$\text{Switching probability } P = \frac{\langle V(JJ4) \rangle}{\langle V(JJ1) \rangle}$$

✓ The **gray zone** and the **plateau** could be decreased of 25% from 200 GHz to 146 GHz of sampling frequency



✓ The **gray zone** is about 5 times smaller than that obtained with the Nb technology



\circ Comparateur à 200 GHz avec $I_c(JJ4) = 105\% I_c(JJ3)$





Etude du filtre analogique




50 Ω : $F_c=30.008$ GHz, $B=507$ MHz and $A=0.05$ dB
 2 Ω : $F_c=30.004$ GHz, $B=489$ MHz and $A=0.3$ dB

Etude du filtre analogique



Matching problems

Réponse du filtre avec $P1=50 \Omega$ et $P2=2 \Omega$:




50Ω : $F_c=30.008 \text{ GHz}$, $B=507 \text{ MHz}$ and $A=0.05 \text{ dB}$
 2Ω : $F_c=30.004 \text{ GHz}$, $B=489 \text{ MHz}$ and $A=0.3 \text{ dB}$

Filter specifications results

$Z_c=2 \Omega$, $F_c=30 \text{ GHz}$,
 $B=357 \text{ MHz}$ and $\text{Att}=8.64 \text{ dB}$


LC Filter equivalent circuit



used for the JSIM simulations

Sigma-Delta Modulator Spectrum

- Comparator bias adjusted for 37% of 1
- Sine input signal: $V_{pp}=200 \mu\text{V}$, $F=30 \text{ GHz}$



Fujimaki
IEEE 2003
Bulzachelli

F_s (GHz)	OSR	l	V_{pp} (mV)	SNR (dB)
20	100	1	/	44.5
20	256	1	340	24
200	200	3	0.2	23.1

High sensibility


- Matching and comparator coupling to be improved
- Comparator *Plateau* to be suppressed



Expected SNR of 141 dB


Etude du filtre de décimation (1/2)

Easy implementation
for $F_s/F_c=4$ or 8



Etude du filtre de décimation (1/2)

Easy implementation for $F_s/F_c=4$ or 8





✓ Frequency divider

$F_s/F_c=4$


$F_s=120$ GHz
↓
Decimation 1:128
[49 JJs]

$F_s/F_c=8$

$F_s=240$ GHz
↓
Decimation 1:256
[56 JJs]



Toggle-Flip Flop (5 JJs)



Etude du filtre de décimation (2/2)

For 1 Low-pass Decimation Filter (DF):

4 Accumulators and 4 Differentiators \longrightarrow 8 SR of 33 bits eachone

✓ Shift Register (SR)


1 SR of 33 bits
[396 JJs]





8 SR
[3168 JJs]



1 Low-pass DF
[~3500 JJs]



1 bit SR \rightarrow 12 JJs



Etude du filtre de décimation (2/2)

For 1 Low-pass Decimation Filter (DF):

4 Accumulators and 4 Differentiators \longrightarrow 8 SR of 33 bits eachone

✓ Shift Register (SR)

1 SR of 33 bits
[396 JJs]



8 SR
[3168 JJs]






1 Low-pass DF
[~3500 JJs]



Band-Pass Decimation filter:

* $F_s/F_c=4$ [~7500 JJs] • coefficients: 0, ±1
• 2 Low-Pass DFs



* $F_s/F_c=8$ [~15000 JJs] • coefficients: 0, ±1, ±1/√2
• 4 Low-Pass DFs



✓ Segmented correlation [thèse J. Bulzachelli 2002 MIT]





Data (256 bits) read at 1.56 GHz



Méthodes de test possibles


✓ Segmented correlation [thèse J. Bulzachelli 2002 MIT]

Data (256 bits) read at 1.56 GHz



✓ Proposed Solution: Shift Registers and Demultiplexers

Data (64 bits) read at 3.12 GHz **RSFQ Memory on Chip**



Synthèse sur la conception

Compromis sur la fréquence d'échantillonnage



Eliminer le *plateau*, réduire la *zone grise* du comparateur et OSR en puissance de 2

Améliorer le couplage du filtre au comparateur et l'adaptation entre le signal en entrée et le comparateur




Augmenter le SNR

$F_s/F_c=4$ or $F_s/F_c=8$



Une implémentation du filtre de décimation plus facile



ADC




Modulator test circuits



- Introduction
- Rappels sur le CAN et l'Electronique supraconductrice
- Etude de la structure du CAN en NbN
- Implémentation et comparaison de la technologie NbN et Nb
- Conclusions et perspectives

Dessin des circuits RSFQ




d=1.5 μm
A=0.5 μm

$$\frac{I_C [JJ_X (\text{NbN})]}{I_C [JJ_X (\text{Nb})]} \sim \frac{9\text{K}}{4.2\text{K}}$$

d=2.5 μm
A=1.5 μm

Dessin des circuits RSFQ



• Lines considerations:

$$L_{\square}(\text{Nb}) = 0.7\text{pH}$$

$$L_{\square}(\text{NbN}) = 1.45\text{pH}$$



NbN lines are 2 times shorter


• Margins calculations:

	Nb(4.2 K) ~80 GHz	NbN (9 K) ~200 GHz
JTL	72.1%	48.5%
T-FF	25.7%	21.8%



Optimization requires a better lithography


Technology performance benchmark




Frequency divider by 64

Clock frequency


NbN/Ta _x N/NbN	Nb/AlO _x /Nb
286 GHz	98 GHz




Simulated I(V) characteristic for a single T-FF




Ungrounded junctions library



✓ **Critical problem after the self-insulator deposition**
Difficulty to put out the photo-resist covering the JJ




After Lift-off



After Lift-off
 +wiping+RIE O₂

✓ **Ground plane effect**




Some JJs of 2.5 μm of diameter are covered

The NbN (400 nm) ground plane increases the rugosity of the junctions


Diviseur de fréquence sur puce

CEA (NbN/Ta_xN/NbN)


Area 18 % smaller



HYPRES(Nb/AlO_x/Nb)





Test des JJs NbN/Ta_xN/NbN



- ✓ High $R_n I_c$ from 4.2 K up to 9 K
- ✓ High J_c up to 14.7 kA/cm² at 4.2 K



The junctions are over-damped

$$\beta_c(4.2\text{K}) \sim 0.7 \rightarrow \beta_c(9\text{K}) \sim 0.4 \rightarrow \beta_c(14\text{K}) \sim 0.05$$



Shapiro steps at 9.4 GHz

Test des JJs Nb/AlO_x/Nb




✓ Any hysteresis present on the I(V) characteristics





✓ Josephson effect is still present



Superconducting short-circuit



Test des SQUIDs Nb/AlO_x/Nb



✓ Inductance measurement from SQUID voltage interference period ΔI

$$L = \frac{\Phi_0}{\Delta I}$$



✓ Good agreement with the simulation from the design



Element	<i>Valuer_{Cal}</i>	<i>Valeur_{Exp}</i>	Ecart
L(SQUID_JTL)	2,32 pH	2,07 pH	10,7%
L(SQUID_TFF)	4,35 pH	3,95 pH	9,1%

Variation de $\lambda_L(T)$ pour le NbN

NbN Microstrip Resonators designed for $Z_c=50 \Omega$ ($W=246 \mu\text{m}$)



High Quality factor
 ($Q_{50\mu\text{m}} \simeq 5000$; $Q_{20\mu\text{m}} \simeq 3000$)





Coupling even over
 a distance of $3W$

Resonators length = $\lambda_g/2 = 5700\mu\text{m} \rightarrow 10.2 \text{ GHz}$

Variation de $\lambda_L(T)$ pour le NbN

NbN Microstrip Resonators designed for $Z_c=50 \Omega$ ($W=246 \mu\text{m}$)



High Quality factor
 ($Q_{50\mu\text{m}} \simeq 5000$; $Q_{20\mu\text{m}} \simeq 3000$)



Coupling even over a distance of $3W$

Resonators length = $\lambda_g/2 = 5700\mu\text{m} \rightarrow 10.2 \text{ GHz}$


Temperature dependence of the resonance frequency



London penetration depth
 $\lambda_L(T \leq 10\text{K}) \simeq \text{constant}$




$L_{\square}(T \leq 10\text{K}) \simeq \text{constant}$



Arizona State University

Foundry	Nb/AlO _x /Nb	NbN/Ta _x N/NbN			
	Hypres	CEA	ASU	ASU	ASU
T (K)	4.2	4.2	9	4.2	10
RnIc (mV)	0.49	3.9	1.76	0.6	0.1
Jc (kA/cm ²)	4.5	14.7	2.2	50	10
βc	1	0.7	0.4	1.9	0.4



Advantages

NbN/Ta_xN/NbN self-shunted junctions avoid parasitic inductances and increase the circuit density

RnIc higher than Nb/AlO_x/Nb even at the same temperature of 4.2 K

Disadvantages

High L_{\square}

Temperature current noise is twice higher in NbN than Nb

- ✓ Démonstration des avantages des portes RSFQ NbN à jonctions auto-shuntées sur les portes Nb:
- $T=9$ K double du Nb, réfrigération allégée
 - Fréquence de fonctionnement triple à 9 K : $F_{RnIc}=900$ GHz, $F_{circuit}=300$ GHz, $Jc=5$ kA/cm²

- ✓ Démonstration des avantages des portes RSFQ NbN à jonctions auto-shuntées sur les portes Nb:
 - $T=9$ K double du Nb, réfrigération allégée
 - Fréquence de fonctionnement triple à 9 K : $F_{RnIc}=900$ GHz, $F_{circuit}=300$ GHz, $Jc=5$ kA/cm²

- ✓ Etude d'une structure de CAN sigma-delta en NbN:
 - maîtrise de la zone grise du comparateur (compromis sur la fréquence d'échantillonnage)
 - Proposition de solutions de filtres de décimation et de circuits de test du modulateur à complexité maîtrisée (quelques milliers de JJ)
 - proposition de deux filtres RF d'entrée du modulateur (multi-puce et puce simple)
 - **Grande sensibilité du CAN:** SNR=23.1 dB pour signal de 200 μ V (Vpp) à 30 GHz

- ✓ Démonstration des avantages des portes RSFQ NbN à jonctions auto-shuntées sur les portes Nb:
 - $T=9$ K double du Nb, réfrigération allégée
 - Fréquence de fonctionnement triple à 9 K : $F_{RnIc}=900$ GHz, $F_{circuit}=300$ GHz, $Jc=5$ kA/cm²

- ✓ Etude d'une structure de CAN sigma-delta en NbN:
 - maîtrise de la zone grise du comparateur (compromis sur la fréquence d'échantillonnage)
 - Proposition de solutions de filtres de décimation et de circuits de test du modulateur à complexité maîtrisée (quelques milliers de JJ)
 - proposition de deux filtres RF d'entrée du modulateur (multi-puce et puce simple)
 - **Grande sensibilité du CAN:** SNR=23.1 dB pour signal de 200 μ V (Vpp) à 30 GHz

- ✓ Test des jonctions et des SQUIDs:
 - Validation de la conception des inductances
 - Les valeurs des jonctions et inductances NbN varient peu autour de $T_f=9$ K

✓ Proposition d'un CAN adapté à l'ANR "HyperSCAN" :

- $F_s=120$ GHz, $F_c=30$ GHz, $B=468$ MHz, $OSR=N=128 \longrightarrow SNR=125$ dB
- complexité du CAN complet de 8000 JJ ($RnIc=1.2$ mV)
- évaluation de la gigue (jitter)

✓ Proposition d'un CAN adapté à l'ANR "HyperSCAN" :

- $F_s=120$ GHz, $F_c=30$ GHz, $B=468$ MHz, $OSR=N=128 \longrightarrow SNR=125$ dB
- complexité du CAN complet de 8000 JJ ($RnI_c=1.2$ mV)
- évaluation de la gigue (jitter)

✓ Réduction possible de l'inductance par carré :

- Améliorations par couches buffers, alliages NbN, planarisation (LETI), ...

- ✓ Proposition d'un CAN adapté à l'ANR "HyperSCAN" :
 - $F_s=120$ GHz, $F_c=30$ GHz, $B=468$ MHz, $OSR=N=128 \longrightarrow SNR=125$ dB
 - complexité du CAN complet de 8000 JJ ($R_n I_c=1.2$ mV)
 - évaluation de la gigue (jitter)

- ✓ Réduction possible de l'inductance par carré :
 - Améliorations par couches buffers, alliages NbN, planarisation (LETI), ...

- ✓ Meilleur contrôle des jonctions NbN/Ta_xN/NbN :
 - reproductibilité de J_c et $R_n I_c$, à 9K, et de la surface par contrôle lithographique (LETI)
 - Cibler des jonctions faiblement hystérétiques ($\beta_c \sim 1.1-1.3$) à 9 K

✓ Proposition d'un CAN adapté à l'ANR "HyperSCAN" :

- $F_s=120$ GHz, $F_c=30$ GHz, $B=468$ MHz, $OSR=N=128 \longrightarrow SNR=125$ dB
- complexité du CAN complet de 8000 JJ ($R_n I_c=1.2$ mV)
- évaluation de la gigue (jitter)

✓ Réduction possible de l'inductance par carré :

- Améliorations par couches buffers, alliages NbN, planarisation (LETI), ...


✓ Meilleur contrôle des jonctions NbN/Ta_xN/NbN :

- reproductibilité de J_c et $R_n I_c$, à 9K, et de la surface par contrôle lithographique (LETI)
- Cibler des jonctions faiblement hystérétiques ($\beta_c \sim 1.1-1.3$) à 9 K

✓ Environnement de simulation enrichi (type CADENCE) :

- évaluation plus pertinente des marges des portes (J_c , $R_n I_c$, β_c en fonction de T)
- regrouper JSIM et InductEx évaluant les parasites du layout
- routing automatique et description VHDL des portes logiques

Merci pour votre
attention



The ENOB increases of 1 bits every 7-8 years for the ADC Semiconductors


$$ENOB = \frac{SNDR(dB) - 1.76}{6.02}$$

Signal-to-Noise plus Distortion Ratio
 Higher in ADC superconductors thanks to the


- High Sampling rate
- Low Temperature

NbN/Ta_xN/NbN SFQ pulses width ~1ps

✓ DC/SFQ
(3 JJs)



✓ SFQ/DC
(7 JJs)



Readout



700 μV

3 times higher than
the equivalent in
Nb technology

